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Engenharia Electrotécnica e de Computadores
Design of a Power Output Stage for a Class
D Audio Power Amplifier based on an
1.5-bit Σ∆M
Dissertação apresentada para obtenção do Grau de Mestre em
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e de admitir a sua cópia e distribuição com objectivos educacionais ou de investigação,
não comerciais, desde que seja dado crédito ao autor e editor.
ii
- yes.
iv
To Mia, who fills my half-empty cup.
vi
Acknowledgements
I cannot start these acknowledgements without thanking my professor and advisor, Prof.
Nuno Paulino, for all of his help, patience, support and of course for having brand new
ideas every time I step foot into his office, which always kept me going. Most of all,
thank you for the opportunity that allowed me to grow not just as an engineer, but also
personally, and for never stop believing in me. I would also like to thank João de Melo, as
he was also a major responsible for the work developed in this thesis and without whom
wouldn’t be possible to perform it. Specially for the patience, support and friendship
during this thesis.
I would also like to show my gratitude to Prof. Helena Fino, for being the first person
in the electronics section to provide me an opportunity to prove myself.
To all my colleges and dear friends, how have shared with me the previous past five
and an half years, I will always treasure the good and the harsh moments, has both helped
me be how I am today. Specially the people from the room 3.5, both from the electronics
and the telecommunication section. Thank you all!
To my friends João Cruz, Filipe Martins, João Silva, José Vieira, Nuno Pereira, Hugo
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Resumo
Existe uma crescente preocupação com a eficiência energética dos dispositivos eletrónicos
à medida que estes se tornam mais autónomos e portáteis. Os amplificadores áudio, parte
integrante destes dispositivos, são um dos maiores responsáveis pela sua elevada dissipação
de energia. Nos amplificadores áudio Classe D o andar de potência comporta-se como um
interreptor, o que resulta numa eficiência energética teórica de 100%. Tal acontece devido
ao facto de quando os tranśıstores MOSFET conduzem, existe uma pequena queda de
tensão do dreno para a fonte, o que faz com que a sua dissipação de energia seja quase
nula, potencializando a sua eficiência energética para os 100%.
A presente dissertação tem como objectivo estudar, desenhar e implementar um andar
de potência para um amplificador áudio Classe D, baseado num modelador sigma-delta
de 5a ordem optimizado, capaz de esquemas de quantização de 1-bit e 1.5-bit e de ter
o andar de potência dentro da malha de realimentação. O andar de potência proposto
é capaz de gerar uma queda de tensão de 28 V pico-a-pico numa carga de 8-Ohm, e as
simulações eléctricas mostram que o mesmo é capaz de atingir uma relação śınal rúıdo-
e-distorção (SNDR) de 94.52 dB e uma ditorção harmónica total (THD) de -96.65 dB
com uma eficiência energética de 88.46%, quando o esquema de quantização é de 1.5-bit.
Simulações com 1-bit de quantizacao são também realizadas e é posśıvel atingir uma SNDR
de 77.99 dB e uma THD de -81.42 dB com 78.54% de eficiência.
Os resultados experimentais dos amplificadores prototipados motram que quando se utiliza
1.5-bit de quantização existe um decréscimo na performance, tendo uma SNDR de 47.52
dB, THD de -48.08 dB e uma eficiência energética de 85.8%. A distorção inserida é devido
à distorção do andar de potência e ao mismatch na malha de realimentação de 1.5-bit.
Palavras-chave: Class D audio amplifier, power amplifiers, power efficiency, output
stage, gate drivers, continuous-time sigma-delta modulation.
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Abstract
There is an ongoing tendency to increase the energy efficiency of every electronic device
as global sustainability becomes a major concern. Audio amplifiers, which are found in
every-day electronic systems, play a big role regarding their power consumption. In Class
D amplifiers the output stage devices operate as switches, resulting in a theoretical power
efficiency of 100% due to the fact that when the power output MOSFETs are conducting
there is a small drain-to-source voltage drop causing their dissipated power to be close to
zero.
The objective of this thesis is to study, design and implement a power output stage for
a Class D audio power amplifier based on an optimized continuous-time 5th order sigma
delta modulator, capable of 1-bit and 1.5-bit quantization scheme, with the output stage
inside the feedback path. The proposed power output stage generates a floating differential
output voltage up to 28 V peak-to-peak on an 8-Ohm load and achieve 94.52 dB signal-
to-noise-and-distortion-ratio (SNDR) and a -96.65 dB total-harmonic-distortion (THD)
with a power efficiency of 88.46% when 1.5-bit quantization scheme is in use. The 1-bit
quantization scheme allows a SNDR of 79.57 dB, THD of -81.42 dB and a power efficiency
of 78.54%.
The measured performance of the implemented prototypes show that the 1.5-bit Class
D audio amplifier achieves a SNDR of 47.52 dB and a THD of -48.08 dB with a power
efficiency of 85.8%. The performance decrease appears due to the distortion in the power
output stage and due to the 1.5-bit feedback mismatch.
Keywords: Class D audio amplifier, power amplifiers, power efficiency, output
stage, gate drivers, continuous-time sigma-delta modulation.
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Chapter 1
Introduction
1.1 Motivation and Background
The acquisition, modulation and reproduction of audio signals were among the first elec-
tronics applications. They started in 1906 with the first audio amplifier which came in
form of triode vacuum tubes, designed by Lee De Forest, which was vital to the first Am-
plitude Modulation (AM) radio [DF07]. Transistors soon replaced this technology due to
their low power dissipation, low size, higher energy-efficiency and their low price.
In a conventional transistorized amplifier, the output stage drains a constant contin-
uous current in order to polarize the output transistors, even in idle operation, since they
need to be in the triode region to achieve great linearity. The most typical audio amplifier
topologies, which includes Class A, B and AB, share this characteristic. Although having
a great linearity and audio characteristics can be a huge benefit, Class AB amplifiers can
only achieve a maximum theoretical efficiency of 78.5% at full power, which is a severe
drawback, taking into consideration that audio amplifiers play a big role regarding power
consuming in electronic systems [SS04].
In Class D amplifiers the output stage devices operate as switches, using Metal-Oxide-
Semiconductor Field-Effect Transistors (MOSFETs) in the cut-off and triode region, thus
not requiring a constant biasing current as the previous topologies. This results in a
small drain-to-source voltage drop when the output MOSFETs are conducting, causing
the dissipated power by the amplifier to be close to zero. This will require less power from
the power supply and smaller heat sinks for the amplifier, thus achieving a theoretical
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power efficiency of 100% [DD96].
The sound quality of Class D amplifiers is often compromised by the modulation
technique applied to the analog input signal, regardless the output stage design. This
modulation, which converts the analog signal into digital, can be accomplished in a dif-
ferent number of ways, provided the input signal can be reconstructed from its digital
representation with a low-pass filter. Common techniques include, for instance, Pulse-
Width Modulation (PWM) and Pulse-Density Modulation (PDM), which can be achieved
with the use of Sigma-Delta Modulators (∆ΣM). In order to achieve an audio performance
comparable to other classes, the modulation complexity has to increase.
The Class D amplifier output stage will also introduce non-linearities in the system,
degrading the audio quality of the output signal. These depend mainly on the output stage
configuration, which can be half-bridge or full-bridge (H-bridge), and the quality of the
output switching [Ber03b]. These non-linearities can nonetheless be reduced by including
the output stage in the feedback loop of the ∆ΣM, in order to correct the output stage
errors. The output stage should amplify the digital signal received from the modulator
with low power dissipation and high fidelity.
The field of application of Class D audio amplifiers can be broadly divided into two
areas, low power and high power output. The low power output are aimed to be included
in portable applications such as mobile phones and laptops, that are very battery depend-
able, and the power output is generally around a few milliwatts. The high power output
application include power-amplifiers (PA) systems and home theatres. Class D audio am-
plifiers generally come as a single Integrated Circuit (IC) chip, with or without a separate
output stage. Due to their complexity the ICs are not fully disclosed and they are not
very instructive to those planning to design a discrete Class D amplifier [Sel12].
The objective of this thesis is to design a discrete Class D audio power amplifier
based on an optimized continuous-time (CT) 5th order ∆ΣM, with 1-bit and with 1.5-bit
quantization schemes. Another goal of this thesis is explore design options concerning the
implementation of the ∆ΣM and the discrete power output stage. As a motivational factor,
this will allow to implement different versions, topologies and bypass real-life problems.
An implementation histogram of this thesis can be reviewed in the appendix section.
1.2. THESIS ORGANIZATION 3
1.2 Thesis Organization
The presented thesis is organized in 6 chapters, including this introductory one. The
chapter 2 introduces the conceptual description of a Class D audio amplifier, the most
common used modulation techniques and describes the power output stages topologies,
major causes of distortion, power losses and how to include the output stage inside the
feedback path when 1.5-bit quantization scheme is used.
The following chapter, chapter 3, presents the proposed power output stage design.
The used architecture for the high side gate driver allows the power output stage to be
scaled to any power supply voltage level. This chapter also presents a theoretical analysis
which describes the relative power consumption of the high side gate driver relatively to
the power delivered to the load.
In the forth chapter, chapter 4, electrical simulations are performed taking into con-
sideration the power output stage described in chapter 3, which is used with a 5th order
∆ΣM with 1-bit and 1.5-bit quantization scheme, at a switching frequency of 1.60 MHz.
The electrical audio performance and power efficiency of the system is also analysed in
this chapter, taking into account the non-linearity effects presented in chapter 2.
The two Class D audio amplifier prototypes, with 1-bit and with 1.5-bit quantization
schemes are measured in chapter 5, which presents and summarizes their experimental
results. The sixteenth and last chapter draws some conclusions and presents a comparison
between the electrical and measured results. Some further possible research suggestions
are also presented.
The appendix section reviews the prototyping histogram that was developed during
the writing of this thesis. Among with some testing circuits, all ∆ΣMs prototypes are
presented, along as some different modules of the Class D power output stage and a 5-V
small power output stage prototyped for debug and testing purposes.
1.3 Contributions
The main contribution of this thesis is to study, design and implement a simple and power
efficient fully-differential Class D audio power amplifier with discrete components. The
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development of this thesis allowed the author to develop soldering and PCB manufacturing
skills, mainly through CNC machining. Besides technical skills, this thesis also provided
the contact with real life problems that are hidden from the electrical simulation world.
Nonetheless, the most important contribution was the opportunity to be part of a project
that went through every stage - design, electrical simulation and experimental validation.
The power output stage presented in Chapter 3 with an optimized 1.5-bit 3rd order
CT ∆ΣM originated a paper [LMP13] that has been orally presented and awarded Best
Paper Award in the field of Electronics and Telecommunications, presented at the 4th
Doctoral Conference on Computing, Electrical and Industrial Systems (DoCEIS).
Chapter 2
Class D Audio Amplifiers
2.1 Conceptual Description
The Class D audio amplifier in open-loop configuration can be conceptually described
using the block diagram presented in Fig. 2.1.
Switching Power 
Output Stage
Modulator
EMI low-pass 
filter
Power Output Stage
Vin(t)
dout(n)
yout(n)
Vout(t)
Figure 2.1: Conceptual Class D audio power amplifier
The first stage, the signal modulator, encodes the analog input audio signal into a
binarized format, dout(n). This can be achieved using different modulation techniques,
typically PWM or PDM. The two-level (1-bit) signal is then amplified by the switching
power output stage and then filtered by an Electromagnetic Interference (EMI) low-pass
filter which has a cutoff frequency inside the audio band, demodulating the digitized
signal into an analog signal, vout(t), which can drive the loudspeaker at a higher volume.
The applied low-pass filter will not only minimize the EMI but also avoid driving the
loudspeaker with too much high frequency energy content.
Each stage will be reviewed throughout the presented chapter.
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2.2 Signal Modulation Techniques
Any signal modulator that encodes the audio signal into a stream of pulses can be used
in a Class D audio amplifier, as these are amplified by the power output stage. Generally,
the pulse widths are correlated with the signal amplitude and the spectrum includes the
desired audio signal plus some high frequency content, which results from the modulation.
2.2.1 Pulse Width Modulation
The most popular and common modulation technique used in Class D audio amplifiers is
PWM, mainly due to its conceptual simplicity [BBH04]. The audio information is encoded
in the duty-cycle of a 2-level signal, which increases with a positive input, and decreases
with a negative input. The digital signal is amplified by the output stage, which will
deliver more power to the load with an higher duty-cycle and less power to the load with a
lower duty-cycle. Fig. 2.2 shows an example for the PWM modulation with an exaggerated
slow sawtooth input wave.
Vin(t)
Sawtooth 
Generator
(a) PWM generator schematic
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PWM modulation scheme
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(b) PWM modulation waveforms
Figure 2.2: PWM modulation example
The PWM compares the input signal with a triangular waveform that runs at a
constant slope and carrier frequency, creating a stream of pulses with a frequency several
times higher than the desired audio band. Although the concept is fairly simple, the PWM
2.2. SIGNAL MODULATION TECHNIQUES 7
technique has some disadvantages. It requires a highly linear sawtooth wave generator as
any variation in the frequency or amplitude of the sawtooth wave will introduce distortion.
Depending on the carrier frequency some multiples of the modulation frequency can even
fall inside the AM radio band, creating EMI distortion and increasing the THD. It can
even easily collapse the speed-limited output stage at full power, when using a close to
zero duty-cycle, creating pulses in the order of nano-seconds.
2.2.2 Pulse Density Modulation
In PDM, unlike PWM, the input signal amplitude is not encoded into pulses with a defined
frequency and variable duty-cycle. Instead, it is modulated in the relative density of the
pulses, hiding the modulation frequency. PDM can be achieved by using ∆ΣMs, which is
an architecture of choice when concerning audio analog-to-digital converters (DAC) and
therefore the design of these types of circuits is very well understood.
The output of the ∆ΣM, which is typically a low resolution digital signal, has to be
fed back and subtracted to the input signal. This can be easily achieved by adding the
complementary output signal to the corresponding input signal, instead of subtracting it.
The resulting error gets modulated and the successive approximations allows the ∆ΣM
to generate the digital representation of the input signal. Fig. 2.3 shows an example for
this architecture, where a fully-differential 1st order CT 1-bit ∆ΣM is addressed and an
example for the respective input and output waveforms are presented in Fig. 2.4.
Although having higher complexity than the PWM, PDM technique presents some
advantages over PWM. The digital output stream rate is set by the clock applied to
the sample-and-hold (S&H) block, usually implemented with a flip-flop D (FF-D) with
complementary outputs. The clock signal can be a simple square wave implemented by a
crystal oscillator and the signal applied to the FF-D comes from a comparator, which is
simply comparing the Vop minus the Vom voltages with zero. The inherent feedback path
allows a fully differential output stage to be directly inserted in the feedback loop and as
the output signal is not depended on the duty-cycle the clock frequency does not appear in
the spectrum. Nonetheless, it is conceptually harder to understand and requires a higher
switching frequency in order to achieve the same theoretical performance as PWM.
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Figure 2.3: Fully differential CT 1st order 1-bit ∆ΣM
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Figure 2.4: Example for a sinusoidal input and PDM output wave with 1-bit
quantization scheme
2.2.2.1 1.5-bit Quantization Scheme
Although the ∆ΣM also allows the use of n-bits, the most advantageous multibit quanti-
zation scheme regarding the Class D audio amplifiers is 1.5-bit quantization scheme, which
means that the output stream would be +1, -1 or 0 (zero), where in the 0-state no current
is delivered or sank from the output. This quantization scheme, which generates a 3-level
digital signal and comes with an increased complexity, has a few advantages over the 1-bit
quantization scheme. Nonetheless, the use of an 1.5-bit quantization scheme challenges
the fully differential nature of the ∆ΣM, as the feedback also has to be 1.5-bit [LLC08].
Adding a new quantization level will increase the modulator stability and greatly
reduce the number of transitions and optimize the dissipated power, by only delivering
energy to the load when necessary. This will allow to increase the sampling frequency of
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the modulator without compromising its efficiency. In addition, increasing the modulator
frequency will actually increase the resolution of the signal, improving its performance.
Keep in mind that the fully differential CT 1st order 1.5-bit ∆ΣM depicted in Fig. 2.5
generates four digital signals, y+1 , y
−
1 , y
+
2 and y
−
2 . As the output stream, defined by yout
= y+1 - y
+
2 is 1.5-bit, the feedback also has to be 1.5-bit. This can be achieved by adding
the complementary signals to the output with half the weight.
The threshold value, Vt, will define the range where there should be a 0-state. When
the signal Vop - Vom is between Vt and -Vt the output is zero, so no energy is delivered
or sank. When this signal is higher than Vt the ∆ΣM will produce the logic level +1 and
when is lower it will produce the logic level -1. The Table 2.1 presents the quantization
and codification scheme and the Fig. 2.6 shows a practical example of the codification.
An example for the output waveforms of the ∆ΣM depicted in Fig. 2.5 is also presented
in Fig. 2.7.
∫
Vin(t)
Vop
Vom
Vop – Vom > +Vt
 D
Q
Q
Clk
S & H
+Vt
y (n)+
1
y (n)-
1
Vop – Vom < -Vt
 D
Q
Q
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S & H
-Vt
y (n)+
2
y (n)-
2
Vop
Vop
Vom
Vom
0.5∙k 0.5∙k
+
0.5∙k0.5∙k
+
y (n)+
2
y (n)-
1
y (n)+
1
y (n)-
2
Figure 2.5: Fully differential CT 1st order 1.5-bit ∆ΣM
Bit Condition Y+1 Y
−
2 Y
+
2 Y
−
1 Yout = Y
+
1 - Y
+
2
+1 Vop − Vom > +Vt 1 1 0 0 1
0 + Vt > Vop − Vom > -Vt 0 1 0 1 0
-1 -Vt > Vop − Vom 0 0 1 1 -1
Table 2.1: 1.5-bit quantization scheme and its codification
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(c) -1 bit
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(d) 1.5-bit quantization scheme; Vop - Vom wave (blue), +Vt (green), -Vt
(red), Yout (cyan)
Figure 2.6: +1, 0 and -1 states and the amount of feedback that is injected into the
modulator
0.9 1 1.1 1.2 1.3 1.4 1.5 1.6
−1
−0.5
0
0.5
1
Timec(ms)
A
m
pl
itu
de
c(
V
)
1.5−bitcQuantizationcScheme
c
y
out
v
in
Figure 2.7: Example for a sinusoidal input and PDM output waveforms with 1.5-bit
quantization scheme
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2.3 Power Output Stages
Class D audio amplifiers take advantage of their switching nature to maximize their power
efficiency. Theoretically, the power output stage will either deliver full or zero power to the
load, almost only dissipating energy in the transitions. This is done using two low-ohmic
switches, implemented by power MOSFETs, which alternatively connect the output node
to the positive or negative supply rail, producing a train of voltage pulses. As the power
MOSFETs have zero current when they are not conducting and a small Vds voltage drop
when conducting, this results in a near zero Vds× Ids product which translates in low
power dissipation during conduction.
2.3.1 Output Stages Topologies
The Class D audio amplifier output stage can be implemented using either an half-bridge
or full-bridge (H-bridge) configurations, as represented in Fig. 2.8, where the power output
MOSFETs are in a PMOS-NMOS totem-pole arrangement. The non-overlapping time gate
driver circuit is used to synchronize the switching and to drive power output MOSFETs.
VCC
VSS
y Non-overlapping 
Time Gate Driver
(a) Half-bridge configuration
VCC
VSS
y+ Non-overlapping 
Time Gate Driver
VCC
VSS
y- Non-overlapping 
Time Gate Driver
(b) H-bridge configuration
Figure 2.8: Class D output stage topologies
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An half-bridge is consisted by two power MOSFETs and an output EMI low-pass
filter, usually implemented using a passive inductor-capacitor (LC) low-pass filter, while
a H-bridge is consisted by two half-bridges. Although having increased complexity and
requiring two times the necessary devices than in an half-bridge configuration, the H-bridge
configuration is generally implemented with a single power supply (VDD) with ground used
as the negative power supply (VSS), contrary to the half-bridge which generally requires
two power supplies (VDD and -VDD as VSS). The half-bridge can also be implemented
with a single power supply, but it will require a DC blocking capacitor in order to remove
the VDD/2 offset across the loudspeaker.
The use of a H-bridge enables the use of a differential nature, where it is possible to
deliver twice the power supply voltage to the load with zero offset (which theoretically
means deliver four times the maximum output power), cancel out even order harmonic
distortion and enable the use of an 1.5-bit quantization scheme. This is done due to
the fact that the load is considered floating. The use of 1.5-bit quantization scheme will
also decrease the switching activity which consequently also decreases the EMI and the
dissipated power.
The Fig. 2.9 shows the used quantization scheme for the 1-bit and 1.5-bit when a
H-bridge is used. Both the 0+ and 0− in the 1.5-bit quantization scheme represents the
logic level zero, where no voltage drop is applied to the load.
VCC VCC
LOAD
+1 -1
(a) 1-bit quantization scheme
VCC VCC
LOAD
+1 -1
0+
0-
(b) 1.5-bit quantization scheme
Figure 2.9: H-Bridge with 1-bit and 1.5-bit quantization scheme
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2.3.2 Major Causes of Distortion
Ideally, a Class D power output stage should have no distortion, generate zero noise in
the audible band and have 100 % power efficiency. In practical, there are several causes
of non-linearity and distortion in a Class D power output stage. Nonetheless, as some of
them can be easily pinpointed, they can also be reduced with careful design. Fig. 2.10
illustrates some of the major causes which can be identified as:
• Non-linearities in the modulator
• Timing errors added by the switching output stage
• Unwanted characteristics in the switching devices, such as finite Rds(on) and switch-
ing speed
• Parasitic components that cause ringing on transient edges
• Power supply voltage fluctuations due to their finite output impedance
• Non-linearity in the output EMI low-pass filter
VCC
Non-overlapping 
Time Gate Driver
Modulator
Vin(t)
Power Output Stage
Modulator errors 
(e.g., quantization) Delay
Power supply 
pumping
Non-linear LPF
Finite Rds(on), Qg, Body 
diode distortion
Finite dV/dt
Turn on 
delay
Turn off 
delay
Rds(on)
Figure 2.10: Class D audio power amplifier and its major causes of distortion
2.3.2.1 Shoot-Through current
In Fig. 2.10 the non-overlapping time gate driver circuit is used to synchronize the PMOS
and the NMOS switching, in order to prevent them to be simultaneous on. By limiting
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the cross-talk between them, as this would create a short-circuit path between the power
supply and ground, will optimize the power dissipation. The short-circuit effect is called
shoot-through current and can cause large current spikes which will degrade the output
signal and eventually permanently destroy the power output MOSFETs. Fig. 2.11 shows
an example for the transitory waves where the same control signal is considered, and
Fig. 2.12 shows the same transitory waves while using synchronized switching.
By synchronizing the control signals (VGP and VGN ), the shoot-trough current can be
cancelled, maximizing the power efficiency in the transitions. This will nonetheless cause
dead-time distortion, as there is a period where both transistors are turned off. The effect
called reverse recovery which appears in Fig. 2.12(b) will be discussed in subsection 2.3.2.4.
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age; bottom: IMP current, Iyout current and IMN current
Figure 2.11: Transition waveforms with the same control signal
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presented in chapter 2.3.2.4
Figure 2.12: Transition waveforms using synchronized switching
2.3.2.2 Dead-Time distortion
By introducing synchronized switching in the power output stage there will be a transitory
period where both MP and MN will be in the cut-off region, meaning that the output
node, Vyout, will be floating. This transitory is called dead-time and although the power
consumption will significantly decrease, dead-time is one of the most dominant sources of
distortion in Class D audio amplifiers, and thus should be minimized [Ber03a].
Since output EMI low-pass filter, implemented as a passive LC low-pass filter, is
connected to the Vyout node, the filter’s inductor will force a continuous output current
during the dead-time that will have to flow through either one of the back-gate diodes,
as the transistors are turned off [Ber03b]. Fig. 2.13 shows an example for the dead-time
distortion, where the dead-time distortion in the output node can be recognized by the
small rectangular distortions on the output signal, which are caused by the forward bias
voltage of the back-gate diodes.
Considering that the output current, Iyout, is flowing towards the load (refer to
Fig. 2.13(a) where Iyout > 0) and that Vyout has ground voltage level, then when transis-
tor MN switches off prior to the low to high transition the MN ’s back-gate diode will be
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forwardly biased and produce a Vyout voltage equal to ground minus its biasing voltage
during the dead-time period. When Vyout is VCC and MP turns off (during the Vyout
transition from high to low) the Vyout node will be immediately pushed-down due to the
MN ’s back-gate diode that gets forwardly biased due to the Iyout current.
The opposite will occur if we consider that Iyout is flowing from the load (Fig. 2.13(b)),
but this time its the MP ’s back-gate diode that gets forwardly biased. If the Iyout is
zero (Fig. 2.13(c)) then Vyout will simply present a time delay. Hence, the following set
of equations can be drawn and remain valid for both the half-bridge and the H-bridge
configurations during the dead-time period:
Vyout =

−VBackGateDiode ifIyout > 0
VCC + VBackGateDiode ifIyout < 0
VCC ifIyout = 0
(2.1)
VCC
Vyout
Iyout
IMN
MP
MN
DT
V0 = -VDB
(a) Iyout > 0 (during dead-time)
VCC
Vyout
MP
MN
Iyout
IMP
DT
V0 = VCC+VDB
(b) Iyout < 0 (during dead-time)
VCC
Vyout
MP
MN
Iyout = 0
V0 = VCC
(c) Iyout = 0 (during dead-time)
Figure 2.13: Dead-time distortion on Vyout node due to the back-gate diode forwardly
biased; Vyout node voltage (orange)
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2.3.2.3 Power Supply Distortion
An ideal power supply has zero internal resistance and has the capability to deliver and sink
infinite current. Since the Class D amplifier has a switching nature, the current drained
from the power supply also has the same switching nature. This will cause distortion due
to the finite characteristics of a power supply, making the voltage level float around its
nominal value.
This will create two types of distortion, a low frequency effect called power supply
pumping and an high frequency effect that is caused due to the Rds(on) of the output
power MOSFET and the internal resistance of the power supply.
Power supply pumping distortion
Power supply pumping distortion occurs when the energy store inside the inductor from
the EMI low-pass filter is fed back to the power supply. As the power supply has no way
to absorb the energy that is being returned, its voltage level can be pumped beyond its
nominal value and sometimes can even achieve the maximum absolute rating of the output
MOSFETs, permanently destroying them. This type of distortion is a known characteristic
of the half-bridge topology.
Fig. 2.14 shows an example where power supply pumping occurs in an half-bridge
output stage. As the Iyout current is defined by the inductor from the low-pass filter, when
ML tries to hard switch the direction of the current this current is fed back to the power
supply through its back-gate diode. Due to its internal resistance the nominal value of the
VSS power supply is pumped up. The opposite will occur during the Vyout node voltage’s
negative arcade.
The H-bridge topology does not suffer from this type of distortion because the output
current that flows from one inductor will also flow from the other, creating a local current
loop that minimally disturbs the power supplies. This will occur as long as the same
power supply is used for both half-bridges. This effect can be reduced by using an 1.5-
bit quantization scheme which will present less power supply distortion than the 1-bit
quantization scheme due to the fact that only one half-bridge is switching at a time.
Fig. 2.15 shows an example for the 1.5-bit quantization scheme, where the power supply
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is minimally disturbed when the Vyout voltage is crossing zero and hard-switching occurs,
inject current into the power supply.
These problems can be bypassed by carefully selecting a wide variety of capacitors to
efficiently decouple the power supply.
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(b) Power supply pumping distortion with low-frequency in-
put; Vyout as blue, VCC as red and VSS as green
Figure 2.14: Power supply pumping distortion example in half-bridge configuration
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(b) Power supply pumping distortion with low-frequency in-
put; Vyout as blue, VCC as green and VSS as red
Figure 2.15: Power supply pumping distortion example in H-bridge configuration with
1.5-bit quantization scheme
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Finite MOSFET Rds(on) distortion and internal power supply resistance
Due to the finite Rds(on) resistance from the output MOSFETs and the current flowing
from the power supply, the Vds voltage drop will not remain constant, introducing distor-
tion. The Fig. 2.16 shows an example where as the output current that flows from the
power output MOSFETs increases, the Vds voltage drop will also increase. This will affect
the voltage level applied to the load and, if the output stage is inserted in the feedback
loop of the modulator, the amount of feedback that is fed back into the modulator. This
will nonetheless allow the modulator to correct this type of distortion.
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Figure 2.16: Rds(on) distortion; Vyout as blue, VCC as green and Iyout as red
2.3.2.4 EMI from reverse recovery
One of the major sources of EMI is associated with the back-gate diodes from the output
MOSFETs where hard-switching (the output current counteracts the intended transition)
is applied [Ber09, Ber03b]. This known phenomenon, called reverse recovery, can some-
times compromise the power output transistors and the power efficiency.
Consider the example from Fig. 2.17 where the Iyout current is conducting towards
the load and that MP is turned on. When the dead-time kicks in, MP is turned off and
the Iyout current starts flowing from the MN ’s back-gate diode (a), thus pushing down
the Vyout node to the negative supply rail almost immediately. After the dead-time the
transistor MN is turned on which bypasses its back-gate diode and the system behaves
normally (b). At the end of the pulse the output stage enters again in dead-time. The
MN transistor is turned off forcing the Iyout current to be conducted through its back-gate
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diode, creating dead-time distortion, until MP is turned on (c). As Vyout node gets pulled
up the voltage on the MN ’s back-gate diode is reversed, and due to its minority charge
stored in the diode there will be a fast and high short-circuit current between the power
supplies, similar to the shoot-through current, that will last as long as the stored charge
is not flushed out (d). The same will occur during the Vyout high to low transition when
Iyout < 0.
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(e) Transitory waveforms
Figure 2.17: Reverse recovery phenomenon
2.3.3 Output Stage Protection techniques
Most of the Class D audio amplifiers implemented in IC technology have integrated protec-
tion circuits, that will turn the device off before they achieve hazardous operating points,
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such as high output currents or temperatures [Sel12, Ber03c].
Some of the protection circuits are:
1. Overheating detection
2. Excessive current flow in the output transistors detection (indicating short-circuits,
either from shoot-through current or malpractice)
3. Undervoltage detection; if the supply voltage falls too low then there may not be
enough gate drive voltage to turn the output MOSFETs fully on which will dissipate
excessive power.
4. Output transistor turn-on timing.
These type of protection circuits will add complexity to the system, increasing its
costs and area.
2.3.4 Non-overlapping Time Gate Driver
The non-overlapping time gate driver is consisted by a dead-time generator circuitry, the
high side gate driver and the low side gate driver, as depicted in Fig. 2.18. The dead-
time generator circuitry synchronizes the high and low MOSFETs transitions, in order to
prevent shoot-through current. The high side gate driver can be considered a level shifter,
as typically the dead-time generator circuitry works with a Transistor-Transistor Logic
(TTL) (5 V high logic level) or Complementary Metal-Oxide-Semiconductor (CMOS)
logic (3.3 V high logic level) and it is necessary to level shift the logic signal to the VCC
voltage level, which can be several times the logic value.
Depending on the output stage topology and the power output MOSFETs totem-pole
arrangement, both the high side and low side gate driver require different implementation
topologies.
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VCC
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y Dead-time 
Generator Circuitry
High Side 
Gate Driver
Low Side 
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MP
MN
Figure 2.18: Switching control unit
2.3.4.1 Power output MOSFETs
In IC technology the output transistors are typically implemented using two identical
NMOS transistors in a totem-pole arrangement. They are preferred because of their RON×
Area product and low RDS value, but require additional components and complexity in
order to drive the high side NMOS transistor transitions. An illustrative example is
presented in Fig. 2.19.
VCC
VSS
y Dead-time 
Generator Circuitry
MH
ML
VCC + ΔVboot
VSS
Low Side 
Gate Driver
VCC
VSS
VGS
High Side Gate 
Driver with 
boot-strapping
Figure 2.19: Simplified Class D output stage with an external bootstrap capacitor in a
NMOS-NMOS totem-pole arrangement
Since a voltage level higher than the power supply is necessary in order to turn MH
on (Vgs = Vg - Yout > Vth), an additional bootstrap capacitor, CBoot, serves as a floating
power supply for the high side gate driver. This technique is known as boot strapping
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technique [NKRA06].
The use of a PMOS-NMOS totem-pole arrangement serves the same purpose without
the need for additional complexity, which simplifies the design. This can be an advantage,
specially in discrete technology, where a simpler design can simplify the circuit design and
still achieve a similar performance [YH08, MGM04].
2.3.4.2 Dead-time Generator
The dead-time generator, typically implemented as a non-overlapping circuit, serves to
synchronize the power output transistors. There are two main variants: one where a fixed
non-overlapping time circuit is used and the second, more complex, where an adaptive
non-overlapping time circuit is used.
The fixed non-overlapping circuitry (utilized in e.g. [FWNS09] and depicted in 2.20)
utilizes a constant dead-time, which can lead to a temperature and process dependency.
By monitoring the state of the output node, the high side, and the low side gate
driver, it is possible to use a feedback in the non-overlapping time circuitry, achieving an
adaptive non-overlapping time circuitry. This is done by using an handshake carousel,
which can lead to increased complexity [Ber03b, Ber03a]. Fig. 2.21 illustrates an example
of this architecture.
The Fig. 2.22 shows an example of the waveforms after the dead-time generation.
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Figure 2.20: Non-overlapping time circuitry examples
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Figure 2.21: Adaptative non-overlapping time
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Figure 2.22: Transition waveforms example; VH as blue and VL as green
2.3.5 Output EMI Low-pass Filter Design
Since the loudspeaker and the human ear have a limited bandwidth, the quantization noise
that comes from the digital signal is somewhat filtered when it arrives at the loudspeaker.
Nonetheless, applying a high frequency energy to a loudspeaker can be potentially haz-
ardous mainly due to the EMI. Even commercial systems often have strict regulation
standards for the EMI (e.g. CISPR 22 or FCC Part 15 Class B) which they have to
comply.
This required the need to implement a low-pass filter in order to remove the high
frequency content of the signal. Although they could be easily implemented using active
components (and achieve higher orders at lower cost), these would dissipate too much
energy which would degrade the power efficiency.
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2.3.5.1 Unity gain 2nd order low-pass filter design
When regarding the audio band, it is necessary a flat magnitude response in order to avoid
distortion, and this can be achieved with a Butterworth filter. The standard unity gain 2nd
order filter can be easily implemented using a simple inductor-capacitor (LC) structure,
providing a -40 dB/dec slope attenuation and -3 dB at the cutoff frequency, with just two
components and the load.
The standard unity gain 2nd order filter transfer function can be written as:
H(s) =
ω2n
s2 + ωnQ s+ ω
2
n
(2.2)
The ωn is the undamped natural frequency (rad/s) and Q is the filter’s quality factor,
which has to be Q = 1/
√
2 ' 0.707 in order to have a critically damped response. Using an
higher Q value will require extra current from the power supply at the cutoff frequency due
to the undamped characteristic, and a lower Q will degrade the performance of the low-
pass filter by creating a premature attenuation in the audio band (over damped response).
Fig. 2.23 shows the bode plot with 1/
√
2 quality factor and a normalized cut-off frequency.
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2.3.5.2 Unity gain 2nd order low-pass filter design applied to the half-bridge
topology
Considering an half-bridge topology, the low-pass filter can be implemented using the LC
structure depicted in Fig. 2.24, where the loudspeaker is simply represented as a resistive
load, RL.
Vin
L
C RL Vout
Figure 2.24: Unity gain 2nd order LC low-pass filter structure for half-bridge topology
The circuit transfer function can be written as:
H(s) =
Vout(s)
Vin(s)
=
1
LC
s2 + 1RLC s+
1
LC
(2.3)
Rearranging Eq. 2.2 and Eq. 2.3, the following relationships can be drawn:
ωn =
1√
LC
(2.4)
ωn
Q
=
1
RLC
(2.5)
Assuming a constant and known RL, Q and ωn, the value for the inductor, L, and
capacitor, C, can be derived as:
C =
Q
RLωn
(2.6)
L =
RL
Qωn
(2.7)
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2.3.5.3 Unity gain 2nd order low-pass filter design applied to the H-bridge
topology
Doubling a single-ended filter it is possible to achieve a differential low-pass filter, as
represented in Fig. 2.25.
Vin
+
L
C
RL
Vin
+
L
C
Vo
+ Vo
-
Figure 2.25: Unity gain 2nd order LC low-pass filter structure for H-bridge topology
It is possible to derivate the circuit transfer function (App. A), which is given by:
H(s) =
v+o (s)− v−o (s)
v+in(s)− v
−
in(s)
=
1
LC
s2 + s 2RLC +
1
LC
(2.8)
Hence, it is possible to conclude the following relationships:
ωn =
1√
LC
(2.9)
ωn
Q
=
2
RLC
(2.10)
Which means that assuming a known RL, Q and ωn the inductor and capacitor can
be computed as:
 C = 2
Q
RLωn
L = 12
RL
Qωn
(2.11)
with additional capacitor CE
By adding an additional coupling capacitor in parallel with the load, some high frequency
content that is able to bypass the low-pass filter is bypassed by the CE capacitor. This
will force the v+o node to follow the v
−
o node, and vice-versa, forcing the high frequency
content to flow around the filter instead of being dissipated in the loudspeaker.
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Figure 2.26: Output EMI filter with an additional external capacitor
The transfer function is
H(s) =
v+o (s)− v−o (s)
v+(s)− v−(s)
=
1
L(C+2CE)
s2 + s 2RL(C+2CE) +
1
L(C+2CE)
(2.12)
Assuming that the same electrical charge (Q) as if in an half-bridge is desired then
Q = Vout · C ⇔ Q = 2Vout · CE
hence, assuming C = 2CE and C
∗ = C + 2CE , then following relationships arise:

L = 12
RL
Qωn
C = QRLωn
CE =
Q
2·RLωn
(2.13)
2.3.6 Power Output Stage Losses
An ideal output stage would be able to deliver full power to the load without dissipating
energy, translating into 100% power efficiency. Nonetheless, in a real system, there are
power losses that cannot be avoided.
The power efficiency of a full Class D audio amplifier power output stage can be
described as
Efficiency =
PLoad
Pgate drivers + Poutput transistors + PEMI filter + PLoad
· 100 (%) (2.14)
where the power dissipated by the gate drivers depends on their implementation and the
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power dissipated by the EMI low-pass filter can be minimized by correctly selecting the
filter’s components. Although considered here, the EMI low-pass filter can be disregarded
when designing power output stages in IC technology, where the EMI low-pass filter is
externally added to the power output stage. This means that the key factor in order to
meet the power efficiency specification is in diminishing the power losses in the power
output MOSFETs.
2.3.6.1 Power Output Transistors Losses
Considering the half-bridge output stage to be analysed and the MOSFET switching model
depicted in Fig. 2.27(a) and Fig. 2.27(b), respectively, theses losses can be categorized and
simplified has conduction losses, switching losses and capacitive losses [vd99, SMVR11,
EH94, MU07]. The back-gate recovery diode losses are neglected in this analysis.
The Fig. 2.28 shows the switching waveforms of the above half-bridge, during the
output NMOS transistor turn-on and turn-off, which can be used to calculate the switching
and conduction losses. This analyses can also be extrapolated for the PMOS transistor.
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(a) Half-bridge ouput stage
Rds(on)
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(b) Switch model equivalent of a
MOSFET transistors
Figure 2.27: Half-bridge output stage and MOSFET switch model equivalent
During the NMOS turn-on the ILoad current starts flowing through the NMOS tran-
sistor, creating a switching loss, which lasts trise seconds (which is a transitor’s fabrication
parameter). At the end of the turn-on there is a VDS(on) voltage drop due to its finite
Rds(on), which creates a constant conduction loss during the time the transistor is turned
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Figure 2.28: Switching waveforms of a power output NMOS transistor
on. The turn-off procedure will also dissipate a similar switching loss, but this time lasts
as long as tfall seconds. By this time the ILoad current will start flowing from the PMOS
transistor which will suffer similar losses.
The conduction losses appears due to the non-zero on-resistance of the power output
NMOS transistor, Rds(on), and the current, IDS = ILoad, that flows through it. It is also
dependable on the time that the transistor is turned on, and can be given as
Pcond = Rds(on) · I2DS ·
Ton
Tperiod
(W ) (2.15)
where the Ton/Tperiod is the amount of time the NMOS transistor is turned one in one
period.
The switching losses, which happens at the switching frequency, fswitch, can be written,
using the triangular area during the trise and tfall, in Fig. 2.28, as
Psw = 1/2 · VCC · IDS · (trise + tfall) · fswitch (W ) (2.16)
which means that there is a large amount of instantaneous power being dissipated during
the turn-on and turn-off intervals. This result also shows that the dissipated power by
the power output transistor varies linearly with the switching frequency and the switching
time, defined as trise + tfall.
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Due to the internal parasitic capacitances of the MOSFET, namely CGS , CGD and
CDS (refer to Fig. 2.27(b)), there is energy stored inside the device that will latter translate
into capacitive loss. This energy is dissipated in the circuit also at the rate of the switching
frequency. Considering the Miller effect, the CGD parasitic capacitance contributes to the
total input and output capacitance with 2·CGD [JSS07]. As it is necessary to drive the
gate of the power output transistor, which has a parasitic Cin capacitance and is driven
by its VGS voltage, the capacitive losses can be written as follows
Pcap = 2 · Cin · V 2GS · fswitch = 2 ·Qg · VGS · fswitch (W ) (2.17)
where the multiplicative factor 2 is added as it is necessary to turn on and turn off the
NMOS transistor.
Given the previous equations, the power dissipated by a single power output transistor
can be computed as
PT = Pcond + Psw + Pcap =
= fsw ·
(
Rds(on) · I2DS · Ton + 1/2 · VCC · IDS · (trise + tfall) + 2 ·Qg · VGS
) (2.18)
2.3.7 Including the power output stage in the feedback path
Most of the major causes of distortion of the output stage, described in subsection 2.3.2,
can be reduced by inserting the output stage in the feedback path.
Due to the ∆ΣM architecture, it requires the feedback voltage to have the same
common-mode voltage as the loop filter of the modulator. This forces the output stage to
level-shift its voltage through a voltage divider, which can increase the dissipated power.
The process of including the power output stage in the feedback path is not trivial as
if done poorly can lead to a huge number of mismatches and increase the distortion.
Since the 1-bit quantization scheme has a fully differential nature, the output stage
can be inserted directly without the need for external circuitry in the ∆ΣM.
An example using a fully differential 1st order ∆ΣM with a H-bridge output stage
inserted in the feedback path is showed in Fig. 2.29. Nonetheless, as the power output
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stage has an inevitably delay, this will create instability problems since a delay in the
feedback path will decrease the phase margin of the ∆ΣM.
Although the H-bridge can also work under a 1.5-bit quantization scheme, there will
be an asymmetry regarding the logic level 0, as it can produce this logic level by either
short-circuiting the load at VSS or at VCC . Even though the effect on the output is
the same, the amount of feedback that is injected into the modulator is not, as this will
introduce a dynamic mismatch into the system that can have unwanted effects. In order to
achieve a good linearity and symmetry so as to reduce the even order harmonic distortion
and noise floor, the logic level +1, 0 and -1 should all fall onto the same line, but, due to
the distortion inserted by the output stage, 0+ and 0− are different. Fig. 2.30 shows an
example for this case, where if an 1-bit quantization scheme is completely linear, as two
points can always describe a line, 1.5-bit quantization scheme can not.
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Figure 2.29: Fully differential 1st order ∆ΣM with a H-bridge output stage inside the
feedback path using 1-bit quantization scheme
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Figure 2.30: Dynamic element mismatch
In order to bypass this asymmetry, dynamic element matching can be used [Gal10].
This can be achieved by using successively 0+ and 0− when the output is the logic level
0, so that the average of the pulses will provide the common-mode voltage of the out-
put stage and the error introduced by the dynamic mismatching is reduced [CTY+12].
Nonetheless, this implementation requires a low and matched dead-time and delay of both
half-bridges, otherwise it will create jitter noise. The additional circuitry can be inserted
in the modulator stage. Using dynamic element matching will nevertheless degrade the
power efficiency as more transitions are required, forcing the system to have a switching
behaviour of the 1-bit quantization scheme.
Another possibility is to use four additional switches at VCC that will short-circuit
the output EMI filter and the loudspeaker during the 0-state, while the output MOSFETs
are all turned-off [NLJY13]. This technique, called charge sharing, require additional
gate drivers to short-circuit the load, which is impractical when using high VCC voltages.
Fig. 2.31 shows an example of a H-bridge power output stage using this type of architecture.
2.4 Summary
The conceptual description and the most common signal modulation techniques and power
output stage architectures of a Class D audio amplifier are introduced in this chapter.
Concerning the signal modulation technique, the PDM presents several advantages over the
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Figure 2.31: Three-level switching H-bridge with charge sharing
PWM, mainly since it can be implemented using a ∆ΣM, which is an architecture of choice
when concerning audio ADCs. As it has an inherited feedback, the power output stage
can be inserted in this feedback path and have its distortion corrected by the modulator.
The quantization scheme, which can be 1-bit or 1.5-bit, is also addressed.
The power output stage topologies are introduced and the major causes of distortion
are presented, such as dead-time, power supply and reverse recovery distortion. The
theoretical output EMI low-pass filter and a theoretical analysis of the power output
transistor losses, which come mainly from the switching, are described.
A subsection describing how to include the power output stage in the feedback path
is also addressed, due to the feedback mismatch when the 1.5-bit quantization scheme is
used. Dynamic element matching and charge sharing are presented in order to bypass this
mismatch.
Chapter 3
Output Stage Design
3.1 Introduction
The starting point when designing a Class D audio amplifier is to establish the output
stage topology and the modulation technique. As the work objective is to design a simple,
discrete, and yet power efficient output stage, several design options are explored prior to
define the audio performance goals.
This chapter describes the proposed power output stage.
Modulation technique and system architecture
In order to achieve the best overall performance, a H-bridge output stage topology, which
its advantages are described in subsection 2.3.1, is adopted. By inserting the output stage
in the feedback path most of the distortion caused by the output stage will be corrected.
The PDM is implemented using an optimized CT fully-differential ∆ΣM for Class
D audio amplifiers which can use either 1-bit or 1.5-bit quantization scheme and has
distributed and local resonator feedback [dMP10a]. The ability to optimize the ∆ΣM
with the output stage in the feedback loop, allows the system to converge even with severe
time constrains in the output stage [dMNPG12]. Fig. 3.1 shows an illustrative example
of the SNDR versus the sampling frequency for an optimized CT ∆ΣM, concerning 1-bit
and 1.5-bit quantization schemes.
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Figure 3.1: Illustrative example of the SNDR vs sampling frequency for an optimized CT
∆ΣM with 0 dBV input signal concerning 1-bit and 1.5-bit quantization schemes
It is possible to see that using the same sampling frequency it is possible to achieve
a better SNDR using 1.5-bit quantization scheme rather than 1-bit. This is due to the
fact that the use of 1.5-bit improves the linearity of the feedback which results in a more
stable loop, increasing the stopband ripple in the modulator and therefore improving the
maximum achievable SNDR [dMP10b].
Both quantizations schemes will be used in order to study the output stage perfor-
mance.
Output stage topology
The ∆ΣM and the dead-time generator circuitry generates two TTL digital control signals,
y+ and y−, which are amplified by the non-overlapping time gate driver and the output
power MOSFETs. The use of a PMOS-NMOS totem-pole arrangement also simplifies the
high side gate driver design without compromising the power efficiency. Fig. 3.2 shows
the chosen architecture for the output stage.
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Figure 3.2: Class D audio amplifier output stage in H-bridge configuration
3.2 Non-overlapping Time Gate Driver
3.2.1 Low Side Gate Driver
Since the source of the power output NMOS transistor is connected to ground, the low
side gate driver can be simply implemented as a PMOS-NMOS inverter with a TTL
power supply. Controlling the inverter switching with timed pulses, just like the dead-
time procedure, can significantly decrease the power consumption of the low side gate
driver by preventing shoot-through current in the gate driver. This can be implemented
using a non-overlapping time circuit. The Fig. 3.3 shows the low side gate driver with the
non-overlapping time circuit and the Fig. 3.4 depicts the switching currents and voltages
in the gate driver, where the drain current of MP (IP ) and MN (IN ) only flows through
the gate of MNL (IG).
VTTL
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IGIN MNL
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Delay cell
Non-overlapping time circuitry
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Figure 3.3: Low side gate driver and power NMOS transistor
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3.2.2 High Side Gate Driver
As the logic circuitry generates a TTL digital signal that will drive the high side gate
driver, the gate driver needs to level shift this signal to VCC with enough power efficiency
and speed so that it doesn’t compromise the output stage performance.
3.2.2.1 Starting Point
The starting point for the high side gate driver design is the PMOS gate driver described
in [YH08] and depicted in the box of Fig. 3.5.
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Figure 3.5: Output stage with the PMOS gate driver (in box [YH08])
Circuit Operation
The circuit operation is as follows: when P1 is high the transistors M1 and M2 are on,
forcing the base-to-emitter voltage drop of transistor Q1 to be zero, turning it off. M2 will
also push-down the gate voltage of transistor MP to zero, turning it on. When P1 is low,
the transistor Q1 will turn on due to the current defined by the resistor RBias, which will
pull-up the gate voltage of MP .
This means that the MP turn-off speed is dependent on RBias which imposes a severe
trade-off: when MP is on, a DC current VCC/(RBias +RDS(M1)) will flow through RBias
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and M1, creating an undesired power dissipation. Increasing RBias in order to reduce this
current will slow down the MP turn-off speed as this resistor bias Q1. This classifies the
gate drive as Class A when the MP is on, as it is necessary to have a constant DC current.
By inspecting the high side gate driver it is also possible to see that the MP gate-to-source
voltage, VGSP , is equal to VRBias + VBE(Q1). This will eventually cause shoot-through
current, as MP can not be fully turned off due to the fact that VGSP is not exactly zero.
Nonetheless, as the solely responsible for the MP turn-on is M2, the turn-on speed is rather
fast due to its low Rds(on) value.
The Fig. 3.6 shows the starting point high side gate driver circuit during the MP turn
on and turn off states. The Fig. 3.7(a) and Fig. 3.7(b) also shows the transitory waveforms
of the gate driver, with Iyout > 0 and Iyout < 0, respectively.
When the output current is positive and MN is conducting (refer to Fig. 3.6(a)), the
output stage behaves normally until MN turns off due to the dead-time. MN ’s backgate
diode gets positively forwarded and conducts the Iyout current until the end of the dead-
time, forcing the Vyout node to have −VBackGateDiode voltage level. As MP turns on, at the
end of the dead-time, reverse recovery occurs due to the stored charge in the MN ’s back-
gate diode and a small shoot through current occurs. The PMOS transistor is turned-on
by short-circuiting the Vbe voltage drop of Q1 and forcing the VGPL voltage to be zero.
At this time the high side gate driver will consume the IBias current (Fig. 3.6(b) and
Fig. 3.6(c)).
During the Vyout transition from high to low, the RBias resistor will bias Q1 in order to
pull up the VGPL voltage, and the output stage enters in dead-time. Nonetheless, the IBias
resistor will tend to zero as the VGPL tends to VCC (refer to Fig. 3.6(d)) and this current
will stop being consumed as the MP is turned off. The Vyout node gets the −VBackGateDiode
voltage level again as the Iyout current flows through MN ’s backgate diode. Even though
there is a huge parasitic capacitance CGDP in the power output PMOS transistor, which
will pull down the MP gate voltage during the transition from high to low, Q1 is capable to
keep up by supplying the required current. This can be also seen due to the fact that the
VGP voltage halts during the Vyout from high to low transition. The transition waveforms
for this case are depicted in Fig. 3.7(a).
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Figure 3.6: Starting point high side gate driver during MP turn on and turn off
When Iyout < 0, in Fig. 3.7(b), the dead-time distortion occurs due to the MP back-
gate diode. When MN turns off in order to shift the Vyout node from low to high, the MP
back-gate diode gets positively biased and starts conducting, forcing the Vyout node to
VCC plus VBackGateDiode. Due to the CGDP capacitance the VGPL node also gets pulled
beyond VCC during dead-time, which is then pushed down by M2, turning MP on. When
the gate driver wants to turns off MP , Q1 starts conducting and pulling up the VGPL node
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to VRBias+VBE(Q1), which is near the Vth voltage of the output PMOS. As MN turns on,
it will start pushing down the Vyout node with an increased slope, which will activate the
PMOS due to the CGDP capacitance, as the VGPL voltage is close to Vth (which means
that it is falsely turned-off). The reverse recovery also occurs, which will increase even
more the shoot through current. This will force Q1 to keep up with the VGPL decrease by
supplying an undesired current at a rate of CGDP · d(VGP−Vyout)dt , which he may be unable
to deliver.
This phenomenon will compromise the high side gate driver performance and power
efficiency.
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Figure 3.7: Transitory waves during the dead-time distortion with negative and positive
Iyout current
3.2.2.2 Proposed Gate Driver
The proposed gate driver is depicted in the box of Fig. 3.8. By increasing its complexity
it is possible to bypass the problems encountered in the starting point gate driver.
Circuit Operation
In order to achieve lower power dissipation one zener diode was inserted in each branch of
the circuit. The zener voltage of these diodes should be VCC - 5 V so that the VGS voltage
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Figure 3.8: Proposed high side gate driver (in box)
drop of the output PMOS transistor, the RBias voltage drop and the CMOS inverters only
swings 5 V from VCC . Two CMOS inverters were also placed at the gate of the power
output PMOS for two main reasons: to force the VGP voltage to be exactly VCC when
the MP is off and to have a fast PMOS turn on and a slow PMOS turn off.
As the output stage delivers power to the load only when the high side power MOSFET
is on, this will extend the positive pulse, thus optimizing the power efficiency. Since the
output stage is inserted inside the feedback path of the modulator, the excessive power
delivered to the load is being continuously corrected. This design will also simplify the
power supply scaling, as only the zener diode needs to be scaled for the gate driver to
work the same way, since the current that bias Q1 is constant (providing that the same
VRbias voltage drop is applied).
Nonetheless, the same DC current as in the starting point gate driver appears during
the PMOS turn on state. This means that a careful analysis on how the RBias branch
influences the power efficiency of the high side gate driver can be done, which differs with
the used quantization scheme and if the dynamic element matching technique is applied.
Assuming an 1-bit quantization scheme, each half-bridge will consume this DC current
at a time, as they have complementary signals. By using an 1.5-bit quantization scheme
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the high side gate driver power consumption can be lowered, as in order to perform the
0-state both the PMOS transistors can be turned off (0− state). Despite all, this approach
will perform poorly when dynamic element matching is used, as it will have the same
performance as if an 1-bit quantization scheme was used. This is due the fact that when
the output stage is performing the 0-state, it can either have both PMOS turned off or
both PMOS turned on, which is the same as having one PMOS turned on and one turned
off for the same time period, just like in an 1-bit quantization scheme.
Considering 1.5-bit quantization scheme and just one half-bridge in a periodic sinu-
soidal input, the theoretical DC power dissipation in this branch depends on how much
time the PMOS transistor of that half-bridge is turned on, and can be written as:
Pbranch = PMOSon · (PRbias + PZener + PM1) [W ] (3.1)
where the PMOSon constant represents the amount of time that the PMOS of that half-
bridge is turned on in one sinusoidal period.
Assuming a low M1’s Rds(on), the equation can be simplified to
Pbranch ≈ PMOSon ·
(
52
RBias
+
VCC − 5
RBias
)
[W ] (3.2)
Fig. 3.9 (top) shows the plot of Eq. 3.2 for different loudspeakers impedances and
RBias values. Fig. 3.9 (bottom) also shows the PMOS turn-on and PMOS turn-off delay
with different RBias values. It is possible to see that the turn-off delay is constant with
RBias as it only depends on M2 transistor while the turn-on delay is proportional to RBias
increase.
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Figure 3.9: Relative power dissipated by the RBias branch with different loudspeakers
impedances and the average delay for different RBias values (simulated results from
schematic presented in chapter 5.1 while using 1.5-bit quantization scheme without
dynamic element matching)
Fig. 3.10(a) and Fig. 3.10(b) shows the transitory waves. In comparison with the
starting point it is possible to see that the VGP is well-defined by the CMOS inverters
at the gate of MP and that there is only a small shoot-though current when the reverse
recovery occurs, which is an expected phenomenon.
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Figure 3.10: Transitory waves during the dead-time distortion with negative and positive
Iyout current
46 CHAPTER 3. OUTPUT STAGE DESIGN
3.2.3 Dead-Time Generator
The dead-time generator allows the synchronization of the high side and low side MOS-
FETs switching in order to prevent shoot-through current.
The Fig. 3.11 shows the fixed dead-time generator circuitry which is implemented
using a non-overlapping time circuit where the delay cells are implemented using a passive
resistor-capacitor (RC) low-pass filter [LLC08]. Although due to its fixed delay charac-
teristic the dead-time circuit is very dependable on process and temperature variations,
which can create an increased dead-time or even an unexpected shoot-through current,
it can be fine-tuned by using a trimmer taking into consideration the high and low gate
driver delay.
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Figure 3.11: Fixed Dead-time generator circuity
The delay-cells will define the amount of delay between the VP and VH transitions.
Fig. 3.12 shows the transitory waves with equal delay cells (top) and with delay-cell-A
100x the delay-cell-B (bottom). The region where they have opposite signs (e.g. VN is
low and VH is high) will create the desired dead-time.
This approach can lead to close to zero dead-time distortion, but it is dependable on
the high side and low side gate driver speed. Since, for instance, RBias resistor is responsi-
ble for the PMOS turn off speed, every time the RBias changes a delay cell reconfiguration
in order to create the necessary dead-time is required.
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3.3 Output EMI low-pass filter
In order to reduce the EMI and preserve the signal in the audio band frequency, a passive
LC low-pass filter, introduced in Chapter 2.3.5, can be applied. The H-bridge topology
requires a fully differential filter, which can be implemented using two variants: with
or without an external capacitor in parallel with the loudspeaker. By introducing this
external capacitor the remaining high frequency energy is forced to circle inside the LC
low-pass filter rather than dissipating on the loudspeaker. The values summary for the
two different implementations are presented at the end of this section.
3.3.1 Theoretical transfer function
By using a cutoff frequency of 24 kHz and a critically damped response (Q = 1/
√
2)
a distortion free response inside the audio band can be achieved. The filter’s transfer
function presented in Eq. 2.2 with the previous constrains applied can be written as:
H(s) =
(2π · 24× 103)2
s2 + 2π·24×10
3
1/
√
(2)
s+ (2π · 24× 103)2
=
2.274× 1010
s2 + 2.133× 105 · s+ 2.274× 1010
(3.3)
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Fig. 3.13 shows the frequency response of the theoretical filter where it is possible
to see that it has a -3 dB attenuation at the cutoff frequency and a critically damped
response.
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Figure 3.13: Theoretical low-pass filter frequency response with 24 kHz cutoff frequency
and critically damped response
3.3.2 Components value determination
3.3.2.1 Traditional fully differential LC low-pass filter design
From Eq. 2.11 it is possible to write the equation that determines the filters inductor and
capacitor value in function of the loudspeaker impedance, which is presented in Eq. 3.4.
 C = 2
Q
RLωn
L = 12
RL
Qωn
=
 C =
9.3783
RL
(nF )
L = RL · 4.6891 (nH)
(3.4)
Using this type of filter doesn’t allow any degree of freedom.
3.3.2.2 Fully differential LC low-pass filter design with additional CE capac-
itor
By adding a capacitor in parallel with the loudspeaker its frequency response will alter,
decreasing the loudspeaker impedance (ZL = CE//RLoad) with the frequency increase.
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Assuming the relationship between the parallel and the grounded capacitor described
in Eq. 2.13, the Fig. 3.14 shows the frequency response of ZL impedance with different
loudspeaker impedances. It is possible to see that ZL impedance only starts to decay after
the 20 kHz bandwidth. Eq. 3.5 presents the filter components values in function of the
loudspeaker impedance.
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Figure 3.14: Frequency response of the parallel loudspeaker impedance with different
loudspeaker impedances

C = QRLωn
CE =
1
2 ·
Q
RLωn
L = 12
RL
Qωn
=

C = 4.6891RL (nF )
CE =
2.3446
RL
(nF )
L = RL · 4.6891 (nH)
(3.5)
3.3.3 Filter components values summary
The Table 3.1 presents the inductor and capacitors values for the low-pass filter.
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Loudspeaker (Ω) L (µH) C (µF) CE (µF)
4 18.757 2.340 -
Traditional 8 37.513 1.172 -
16 75.026 0.5861 -
4 18.757 1.172 0.5861
With external CE 8 37.513 0.5861 0.2931
16 75.026 0.2930 0.1465
Table 3.1: LC low-pass filter values with different loudspeaker impedances
3.4 Summary
This chapter presents the proposed output stage design for the Class D audio power
amplifier. The use of a H-bridge power output stage topology allows the system to reduce
the offset, even order harmonics and to use 1.5-bit quantization scheme, which will decrease
the number of transitions, thus optimizing the power efficiency. Nonetheless, the power
output stage is not restricted to the 1.5-bit quantization scheme, but the use of the 1-bit
quantization scheme will decrease the power efficiency.
The proposed H-bridge is based on a PMOS-NMOS totem pole which will simplify
the design of the high side gate driver. The use of a non-overlapping time in the low side
gate driver will lower its dissipated power and the problems of the high side gate driver
starting point are bypassed by the proposed high side gate driver. A theoretical analysis
of how the power consumption of the high side gate driver affects the power efficiency is
also presented.
The introduced dead-time generator allows to set a fix dead-time which can be easily
modified by changing the resistor value of the RC low-pass filter of the delay cell.
The components values for the output EMI low-pass filter are also determined, as-
suming the typical loudspeaker impedances of 4, 8 and 16-Ohm.
Chapter 4
Class D Audio Amplifier Electrical
Simulations
Keeping in mind that the maximum output power of a Class D audio amplifier is directly
proportional to the power supply voltage level and the loudspeaker impedance, by design-
ing the system to have 20 V power supply and an 8-Ohm load, it can theoretically deliver
up to 50 W to the load. This can define the first constrain of the power output stage,
which is the loudspeaker impedance and ratings, the power supply voltage level and the
maximum drained current. The use of a 20 V power supply and an 8-Ohm load sets the
maximum constant drained current from the power supply, assuming ideal transistors, to
be 2.5 A. By using a 4-Ohm load instead, the system would be able to deliver twice the
power but will also drain twice the current from the power supply, requiring components
with higher absolute maximum rating values, thus increasing the project costs.
Regardless of the power supply voltage level, the energy delivered to the load also
depends on the modulator. By using an optimized fully-differential CT ∆ΣM with the
output stage in the feedback path, the system can achieve high SNDR and low THD,
but, in order to do this, the optimization results in a maximum output voltage level, at
full power, around 70% of the power supply voltage level [dMNPG12]. This means that
assuming a 20 V power supply and an 8-Ohm load, the maximum peak-to-peak voltage
would be
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Vpp = 2 · 20 · 0.7 = 28V (4.1)
with a RMS voltage given by
VRMS =
Vpp
2
√
2
≈ 9.9V (4.2)
and a maximum power delivered to the load of approximately
PLoad =
V 2RMS
RLoad
= 12.25W (4.3)
The proposed Class D audio amplifier will be simulated using two fully-differentials
CT 5th order ∆ΣM with 1.60 MHz switching frequency and 20 kHz bandwidth (BW)
(which gives an Oversampling Ration (OSR) of 40), one using 1.5-bit quantization scheme
with and without dynamic element matching and another with 1-bit quantization scheme,
all of them with the proposed output stage inside the feedback path. The architectures
for the various ∆ΣMs are presented in Fig. 4.1. All ∆ΣMs were optimized [dMNPG12]
taking into account an average 100-ns power output stage delay.
The first part of this chapter will discuss how to determine the Class D ∆ΣM and
the power output stage electrical components. The second part will define the base FFT
of the Class D audio amplifier, by simulating just the ∆ΣM with an ideal 100-ns delay
power output stage. By introducing the real power output stage inside the feedback loop
it will be possible to study the distortion inserted by it and its performance.
All simulations were performed using an high performance SPICE simulator1.
4.1 Electrical Components Selection
By using surface-mount-technology (SMD) components it is possible to simplify the layout
design of the PCB, the soldering process, to reduce board area and the component costs.
This will also allow to decrease most of the parasitics in the board due to the reduction
of the lengths of the paths in the PCB. The ∆ΣMs were optimized considering a 2 %
tolerance for the resistors, so 1 % tolerance resistors, which falls inside the safe-guard
1LTspice from Linear Technologies; all non-included models were inserted using SPICE3 models
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band, are used.
4.1.1 ∆Σ Modulators
The fully-differential CT 5th order ∆ΣM architecture for the Class D audio amplifier is
depicted in Fig. 4.1 and is an extended and mirrored version of the single-ended 3rd order
∆ΣM optimized for Class D audio amplifiers presented in [dMP10b].
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Figure 4.1: Selected ∆ΣMs architectures for the Class D audio amplifier with 1-bit and
1.5-bit quantization schemes with dynamic element matching
The first stage of the modulator consists in a level-shifter that can be easily converted
into a single-ended-to-differential conversion circuit, just by short-circuiting one of the
Operational Amplifiers (opamps) inputs to ground. This will allow to level shift the
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ground referenced input signal to the circuit’s common-mode voltage, so that the ∆ΣM
loop filter circuit works properly. This poses no problem due to the high common-mode-
rejection-ratio (CMRR) of the selected opamps. The loop filter stage, implemented using
fully differential opamps, uses local and distributed feedback. Depending on the desired
quantization scheme, additional circuitry may be required.
For an 1-bit quantization scheme the fully-differential signal from the integration stage,
Vop minus Vom, is compared with zero and the resulting digital output is directly held by
the FF-D.
Regarding the 1.5-bit quantization scheme, additional circuitry is required to correctly
perform the quantization. A threshold comparator is used to compare the Vop minus Vom
signal with a threshold value. If dynamic element matching is desired, this additional
circuitry can be inserted before the FF-D.
The signal held by the FF-D is then amplified by the output stage.
4.1.1.1 Threshold voltage comparator
To achieve 1.5-bit quantization scheme, a threshold voltage comparator is required. This
can be done by using a voltage divider between the Vop minus Vom voltage and the power
supply voltage; this circuit is presented in Fig. 4.2.
Rs
Rs
RVT
RVT
Vs+Vom
Vop
VTTL
Vt-
Vt+
Vs-
Figure 4.2: Threshold voltage comparator
The equations that describes the comparator behaviour can be written as
V +T =
RS
RV T +RS
· (Vop − V −S )− V
−
S
V −T =
RS
RV T +RS
· (Vom − V +S )− V
+
S
(4.4)
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where assuming ∆VT = V
+
T - V
−
T comes that
∆VT =
RS
RV T +RS
· (Vop − Vom) +
(
RS
RV T +RS
− 1
)
· (V +S − V
−
S )
∆VT =
RS
RV T +RS
·∆Vo − RV TRV T +RS ·∆VS
∆VT =
RS
RV T +RS
·
(
∆Vo − RV TRS ∆VS
) (4.5)
As the goal comparison equation is ∆Vo - ∆VTH > 0, then the previous equation can
be rewritten, considering ∆VS = VTTL - 0 V = 5 V and a scale factor, as
∆Vo −∆VTH = RSRV T +RS ·
(
∆Vo − RV TRS ∆VS
)
∆VTH =
RV T
RS
· 5 V
∆VTH =
RV T
5 kΩ · 5 V
∆VTH = RV T (mV )
(4.6)
which means that there is a direct conversion between the ∆VT voltage threshold and the
RV T resistor.
4.1.1.2 Dynamic Element Matching Logic
If the dynamic element matching logic was placed after the FF-D it could produce nano-
second spikes due to the fact that both inputs of the last two NOR logic gates don’t share
the same delay. This problem is bypassed by placing the dynamic element matching logic
before the FF-D, as represented in Fig. 4.3.
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The dynamic element matching can be described with the following simplified diagram
presented in Fig. 4.4.
CP = CN = 0
(0-state)
Enable FF-D
(CFF = 0)
CFF = CFF
CP = 0
CN = 0
CP’ = CFF
CN’  = CFF
CP ≠  CN
(+1 or -1 state)
Disable FF-D
(CFF = 1)
CP’ = CP
CN’ = CN
clk
Figure 4.4: Simplified dynamic element matching diagram
Fig. 4.5 shows an example of the dynamic element matching logic output waveforms,
where there is a train of 0-states.
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Figure 4.5: Dynamic element matching logic example waveforms
4.1.1.3 Fully-differential opamps
In order for the ∆ΣM, depicted in Fig. 4.1, to operate correctly, the fully-differential
opamps that are part of the loop filter stage must at least verify the constrains presented
in Table 4.1 [dMP10b], so that they don’t affect the performance of the modulator signif-
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icantly.
Parameter Value
Positive Power supply (V) 5
Negative Power supply (V) 0
Vcommon−mode (V) 2.5
Slew-rate (V/µs) 10
Open-loop gain (dB) 72
Bandwidth (MHz) 50
Table 4.1: Required fully-differential opamp characteristics
The ∆ΣMs are initially simulated using ideal fully-differential opamps implemented
using voltage-dependent-voltage-sources (VDVS), which are depicted in Fig. 4.6 [Bak11].
Assuming high open-loop gain and infinite BW it is possible to define the maximum
performance that the system is capable of achieving, allowing to determine the distortion
inserted by the selected fully-differential opamp.
VCM
Vin-
Vin-
Vin+
Vin+
Vout+
Vout+
Vout-
Vout-
VCM
Figure 4.6: Ideal fully-differential opamp using VDVS
The comparator does not have any special requirements, other than having a response
time lower than 10ns; nonetheless, a dual-comparator package is preferred due to layout
simplicity. The FF-D and the dynamic element matching logic are also only required to
be have a fast response time and to be TTL compatible, which means that any of the
most common IC logic families will work.
Table 4.22 summarizes some commonly found parts that can be used.
2Slew-rate (SR), open-loop gain (AV OL).
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LTC6362
Linear
45 95 34 - MSO-8 1.870
Technology
THS4531
Texas
200 115 36 - MSO-8 1.450
Instruments
LT1994
Linear
65 95 70 - MSO-8 2.050
Technology
C
om
p
a
ra
to
r
LT1720
Linear
- - - 4.5 SO-8 3.210
Technology
MAX962ESA+.
Maxim
- - - 4.5 SO-8 5.740
Integ. Prod.
FF-D CD74AC175M
Texas
- - - 7.0 SO-16 0.500
Instruments
NOR 74HC02D NXP - - - 7.0 SO-14 0.104
NOT 74HC04D NXP - - - 6.0 SO-14 0.123
XOR 74AHC1G86W5-7 Diodes Inc. - - - 4.9 SOT-25 0.071
AND 74AHC1G08W5-7 Diodes Inc. - - - 4.6 SOT-25 0.088
Table 4.2: Various commonly-found parts for the ∆ΣM
Although the LTC6362 presents a lower BW than the one specified in the table 4.1, it
has a lower price and power dissipation than the LT1994, which fulfils every requirement.
Both opamps are from the Linear Technologies which can ship a limited number of samples
with no cost for prototyping purposes. The THS4531 does not offer a SPICE model
compatible with the SPICE simulator and thus is only presented as an alternative.
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4.1.2 Power Output Stage
Due to the fact that the power output MOSFETs are in a PMOS-NMOS totem-pole
arrangement, the high side and low side power transistors should have fairly equal charac-
teristics. This means that they both should be capable of handling the absolute maximum
ratings of the system, have low Rds(on) and a low gate capacitance, in order to require a
small heatsink and to be easily driven.
Correctly choosing the output stage electrical components is a key component regard-
ing a good power efficiency.
4.1.2.1 Power Output MOSFETs
Assuming a maximum continuous drain current of 2.5 A from a 20 V power supply voltage,
there is a wide range of options in the market for complementary power output MOSFETs.
However, the components should at least be able to sustain twice the system ratings, due
to inevitable switching voltages overshoots. In order to simplify the PCB layout, a dual
N-Channel and P-Channel MOSFET transistor in a single package is preferred.
The peak voltage is also one of the main constrains when choosing the transistors.
From equation 4.1 it is possible to see that since the output stage is in H-bridge configu-
ration each power output transistor should be able to handle the Vpp voltage. Based on
this, the power output transistors should be able to handle at least a VDS voltage of 30
V. Ensuring that the output transistors also have a typical threshold voltage Vth lower
than 2 V will ensure a safe turn on from the gate drivers.
The Table 4.3 shows some commonly-found power output transistors that meet the
requirements. They all have the same SO-8 package type and pinout.
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IRF7309
Inter. N 4.0 30 1.8 1.0 80.0 25.0 21.0 7.7
1.4 0.311
Rect. P -3.5 -30 -1.8 -1.0 160.0 25.0 17.0 18.0
IRF7389
Inter. N 7.3 30 2.5 1.0 32.0 22.0 8.9 17.0
2.5 0.303
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IRF7319
Inter. N 6.5 30 2.5 1.0 32.0 22.0 8.9 17.0
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IRF9389
Inter. N 6.8 30 2.0 1.8 33.0 6.8 4.8 3.9
2.0 0.093
Rect. P -4.6 -30 -2.0 -1.8 82.0 8.1 14.0 15.0
Table 4.3: Various commonly-found dual N and P channel MOSFETs
The Fig. 4.7 shows a power dissipation comparison between the previously presented
power MOSFETs, assuming the power dissipation equations described in chapter 2.3.6.
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Figure 4.7: Power output MOSFET transistor comparison chart
Even though the IRF9389 MOSFET clearly stands out, no electrical model was found.
As only the IRF7309 MOSFET had a SPICE3 model available it ended up being he one
chosen to simulate the full system.
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4.1.2.2 Low Side Gate Driver
The low side gate driver uses a simple dead-time circuit and a PMOS-NMOS inverter in
order to drive the power output NMOS MOSFET. Several inverters in parallel are placed
at the gate of the PMOS-NMOS inverter in order to sink and source enough current to
successfully drive their gate. The same is used for the delay-cell, which is implemented
using a passive RC low-pass filter.
MNL
MN
MP
VTTL
Vgn
VL
Left half-bridge
power NMOS 
transistor
Figure 4.8: Low side gate driver schematic
Any logic transistor can be used in order to implement the PMOS-NMOS inverter, as
long as they have low on-resistance and provide fast switching. As a safe-guard measure,
their maximum VDS voltage should be at least three times the VTLL voltage and have a
minimum of 0.5 A IDS current.
4.1.2.3 High Side Gate Driver
In order to implement the high side gate driver it is necessary to take some constrains
into consideration. The RBias resistor and the zener diode should be able to sustain their
dissipated power, which is set by the IBias current. In order to reduce costs the same
transistors type used in the low side gate driver can be used for the two CMOS inverters
connected to the gate of the power PMOS MOSFET. Nonetheless, the NPN transistor
that pulls-up the gate of the first inverter should be able to drain enough current to drive
the inverters gate and be able to provide fast switching rates.
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Figure 4.9: High side gate driver schematic
The selected value for the RBias resistor is 125 Ω, which, from the Fig. 3.9, present
a good compromise between the dissipated power in this branch and the PMOS turn-on
speed. The theoretical current that flows from this resistor is 40 mA which, if a static
current would be applied, would dissipate 200 mW in the resistor and 600 mW in the
zener diode.
As a design option, two 500 mW rated zener diodes in parallel were used, and the
RBias resistor was implemented using one 1/2 W 100 Ω resistor in series with an 100 Ω
1/4 W trimmer, thus also allowing some adjusting capabilities to the circuit.
4.1.2.4 Dead-Time Generator Circuit
The dead-time generator circuit, depicted in Fig. 4.10, uses a predefined dead-time which
can be set by a trimmer in the low-pass RC filter. A set of inverters are placed before the
RC low-pass filter in order to correctly drive the filter. The same is done to drive the two
NMOS transistors of the high side gate driver.
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y
VH
VL
VH
 VH'
VH 
Figure 4.10: Dead-time generator circuitry
The time constant for the RC low-pass filter is defined by τ = RC, where, using a
fixed capacitor value of 100 pF, the time constant can be computed as
τ = RC
τ = R (Ω) · 100p (F )
τ = R · 0.1 (ns)
(4.7)
which means that, e.g., using R = 100 Ω will create a 10.0 ns dead-time.
4.1.2.5 EMI Output Low-pass Filter
The Table 3.1 introduced in chapter 3.3 presents the theoretical filter’s values summary.
As there are only standardized values in the market, some mismatches can occur. The
inductor should have a low Equivalent Series Resistance (ESR) in order to have a near-
zero power dissipation and to be able to sustain the maximum continuous current. The
capacitor is only required to be able to sustain at least twice the maximum peak voltage.
The used values for the traditional filter and the filter with the external capacitor
using an 8-Ohm load are presented in Table 4.4 and Table 4.5, respectively. The selected
inductor’s ESR is 50 mΩ and is capable of sustaining an maximum of 3 A of DC current.
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Capacitor (µF) ECQ-E1125JF Panasonic 1.172 1.2 2.39 0.329
Cutoff Freq. (kHz) - - 24.00 23.57 1.79 -
Quality Factor - -
√
2/2 0.7108 0.52 -
Table 4.4: Traditional filter selected components
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Inductor (µH) PE-54040NL Pulse 37.513 38 1.29 1.100
Capacitor (µF) DME1P56K-F Cornell Dubilier 0.5861 0.56 4.45 0.332
Capacitor CE (µF) BFC247936304 Vishay 0.2931 0.3 2.35 0.581
Cutoff Freq. (kHz) - - 24 23.97 0.12 -
Quality Factor - -
√
2/2 0.687 2.83 -
Table 4.5: With external CE capacitor filter’s selected components
4.2 Electrical Simulations
This section discusses the electrical simulation results of the Class D audio power ampli-
fier, using either 1-bit or 1.5-bit quantization scheme with and without dynamic element
matching.
The Fig. 4.11 exemplifies the electrical simulation workflow, where the goal is to step-
by-step introduce non-linearities into the system and analyse their effect. This is done for
both quantization schemes.
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Class D with ideal 
opamps and ideal output 
stage (100ns-delay)
Class D with real opamps 
and ideal output stage 
(100ns-delay)
Class D with real 
output stage
Goals:
Define the base FFT and 
the maximum achievable 
performance;
Goals:
Define the opamp 
differences and their 
performance; 
Goals:
Define the Class D audio 
power amplifier 
performance with different 
quantization schemes
1 2 3
Figure 4.11: Electrical simulations workflow
The electrical simulation definitions are as follows:
• The ideal opamps were implemented using VDVS blocks, depicted in Fig. 4.6, with
an open-loop gain of 180 dB and infinite BW; two real differential opamps are tested
as integrators, LT6362 and LT1994, where the first one has a lower BW than the
latter but presents a lower price and power dissipation.
• The ideal output stage is implemented as a VDVS block with a static 100-ns prop-
agation delay;
• Every Fast-Fourier-Transform (FFT) is computed using a Blackman-Harris window
with 224 points and the Vout = V
+
out - V
+
out output wave. The simulation length is 80
ms using an 1 Vrms differential sinusoidal input at 2 kHz frequency which provides
160 periods;
• The power output stage performance is analysed using an average of 15 periods with
an 1 Vrms differential sinusoidal input at 2 kHz frequency.
The ∆ΣM coefficients for both quantization schemes are presented in Table 4.6 and
the Fig. 4.12 depicts the used Class D ∆ΣM with a generic quantization scheme and ideal
output stage. The chosen electrical component and the complete schematic are presented
in subsection 5.1.
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Coefficient 1-bit ∆ΣM-5 @ 1.60 MHz 1.5-bit ∆ΣM-5 @ 1.60 MHz
R1 (kΩ) 51.67 13.86
R2 (kΩ) 3.46 3.79
R3 (kΩ) 6.21 4.22
R4 (kΩ) 1.76 1.43
R5 (kΩ) 1.36 1.70
Rf1 (kΩ) 110.92 34.22
Rf2 (kΩ) 110.92 18.82
Rf3 (kΩ) 51.43 16.51
Rf4 (kΩ) 18.25 6.99
Rf5 (kΩ) 8.790 6.27
Rz1 (kΩ) 11.30 17.91
Rz2 (kΩ) 175.70 122.38
RT (Ω) - 263.30
CI (nF) 1.00 1.00
Table 4.6: ∆ΣM coefficients
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Figure 4.12: Class D ∆ΣM with ideal output schematic
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4.2.1 1.5-bit 5th Order ∆Σ Modulator @ 1.60 MHz
The 1.5-bit 5th order ∆ΣM will be simulated using an ideal 100-ns delay power output
stage and the proposed output stage. For the latter, the system will also be simulated with
and without dynamic element matching in order to attempt the correction of the feedback
mismatch presented in chapter 2.3.7. Two different opamps will also be simulated with
the real output stage.
4.2.1.1 Ideal 100-ns delay power output stage
The output waveforms of the simulated ∆ΣM with the ideal power output stage inside
the feedback loop are depicted in Fig. 4.13.
It is possible to see, from the output waveform, that only one half-bridge is switching
at each half sinusoidal period, which will lower the number of transitions and optimize
the power efficiency. The Fig. 4.14 shows the FFT of the output wave Vout = V
+
out - V
−
out
using the ideal, LTC6362 and LT1994 opamps.
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Figure 4.13: Output waveforms of the Class D audio power amplifier with an ideal
1.5-bit ∆ΣM; top: bitstream (V+ - V−) and Vout; bottom: V
+ and V−
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Figure 4.14: FFT of the Class D audio amplifier with ideal (blue), LTC6362 (red) and
LT1994 (green) as differential opamps, using 1.5-bit quantization scheme and ideal
output stage
Simulations show that the ∆ΣM with ideal opamps is capable of achieving a SNDR
of 96.23 dB with a THD of -98.87 dB. By using real opamps the SNDR and the THD
remains virtually the same, as the LTC6362 decreases the SNDR by 0.29% and the LT1994
increases by 0.49%. These differences can be from the numerical approximations in the
simulation process.
It is possible to conclude that the performance of the ∆ΣM is not affected by the
selected opamps when an ideal 100-ns power output is considered.
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Ideal 96.23 -98.88 7.968 -121.94 -99.22 -119.97 -121.72 27.88
LTC6362 95.95 -98.62 7.975 -119.35 -99.11 -118.95 -125.36 27.94
LT1994 96.73 -99.99 7.975 -120.03 -100.35 -124.37 -122.98 27.94
Table 4.7: AC performance summary of the 1.5-bit Class D audio power amplifier with
100-ns delay with ideal output stage
4.2. ELECTRICAL SIMULATIONS 69
4.2.1.2 Real power output stage without dynamic element matching
When the real power output stage is included in the feedback path, a feedback mismatch
occurs, as described in subsection 2.3.7. This will cause distortion in the Class D amplifier
as the common mode rejection of the opamps is finite. But, as it is a fully-differential
architecture, the modulator will correct most of the mismatch. The Fig. 4.15 depicts the
loop filter of the ∆ΣM, where the virtual ground points of the opamps are highlighted as
VXICM . By monitoring these points in the circuit it is possible to see if the opamps and the
feedback are working correctly. The Fig. 4.16 shows the output waveforms of the power
output stage, where it is possible to observe the power output stage distortion in the form
of dead-time and power supply distortion.
The 0-state is performed with the 0−-state of the power output stage, as described in
chapter 2.3.7. This is done in order to optimize the power efficiency, as both PMOS power
output transistors are turned-off during this state (refer to chapter 3.2.2.2). By monitoring
the virtual grounds of the loop filter, which are depicted in Fig. 4.17, it is possible to see
that their DC voltage is lower than the VCM of the circuit, which is 2.5 V for a 5 V power
supply. This is due to the 0−-state of the power output stage that is being fed back,
which pushes-down the DC integration point. This will create a feedback mismatch, as
the 0-state that is being fed back is not correct, since during this state the power output
stage is not delivering power to the load but is pushing down the DC virtual ground of
modulator, where it should remain the same (no energy delivered to the load should mean
no current being fed back). This increases the system’s noise floor and total harmonic
distortion, which can be seen by the FFT presented in Fig. 4.18. Due to the fact that the
VXICM nodes when the LT1994 is used float around the same value, harmonic distortion is
minimized. This can be seen in the Table 4.8, which presents the performance summary
of the Class D audio power amplifier, where the even harmonic distortion is smaller when
the LT1994 is used.
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Figure 4.15: Loop filter of the Class D ∆ΣM-5
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Figure 4.16: Output waveforms of the Class D audio power amplifier with 1.5-bit
quantization scheme and without dynamic element matching; top: bitstream (V+ - V−)
and Vout; bottom: V
+ and V−
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Figure 4.17: Loop filter’s virtual ground AC and DC voltages
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Figure 4.18: FFT of full Class D audio power amplifier without dynamic element
matching, with LTC6362 and LT1994 as differential opamps
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LTC6362 91.90 -92.88 8.450 -95.99 -96.66 -106.56 -117.92 29.50
LT1994 94.52 -96.65 8.450 -118.59 -97.01 -121.16 -120.44 29.50
Table 4.8: Performance summary of the 1.5-bit Class D audio power amplifier with real
output stage and without dynamic element matching
Power output stage electrical analysis
Fig. 4.19 shows the gate voltages and currents of the power output MOSFETs from the
left half-bridge of the power output stage, considering a positive output Iyout current. The
dead-time distortion can be recognized by the small rectangular waves on the V+ wave
during the high to low and low to high transitions. Due to the fact that the output current
in this transition is positive, there is reverse recovery of the NMOS back-gate diode as the
V+ node shifts from low to high, creating a small shoot-through current. From the high
to low transition no shoot-through current occurs.
Considering one sinusoidal period, the Fig. 4.20 shows the instant switching frequency,
dead-time and the output stage delay of the left half-bridge. The Vout and the V
+ node
voltages are also shown. Due to the 1.5-bit quantization scheme, the average switching
frequency is roughly 2/3 of the sampling frequency (1.1 MHz versus 1.6 MHz). The average
delay of the half-bridge is around 115 ns and the dead-time is around 18 ns.
Fig. 4.21 shows the graph of the instant power delivered to the load (PLoad), the power
dissipated by the MOSFETs power supply source (PMOSFETS) and the left half-bridge
gate driver’s power supply sources (PHigh Side and PLow Side). The power supply source
connected to the power output MOSFETs continues to dissipate and absorb power through
the hole sinusoidal period due to the fact that it is also connected to the right half-bridge.
In the highlighted close-up (Fig. 4.22), there is only power being dissipated from the left
half-bridge’s gate drivers power supply sources when the transitions occur, except for the
high side gate driver, that continues to dissipate power through the RBias resistor during
the time the PMOS transistor is turned on. In the close-up, it is also possible to see the
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power dissipated though the reverse recovery phenomenon in the PMOSFETS power supply
source.
Due to the fact that the output stage uses 1.5-bit quantization scheme with no dynamic
element matching and performs the 0− state, hard-switching (forcing the power output
transistors to counteract the Iyout current) rarely occurs, which means that the power
supply is minimally disturbed by rarely absorbing the energy flowing in the EMI output
low-pass filter.
The Table 4.9 summarizes the power consumption of each branch of the power output
stage, the power delivered to the load and their percentage relatively to the total power
consumption in the power output stage. The performance regarding how much the PMOS
is turned on during a single period (PMOSon/Ts), which is proportional to the high
side gate driver power dissipation, the number of half-bridge transitions per period, the
average sampling frequency, dead-time and delay is also shown. A pie-chart for a graphical
visualisation of the consumed power is also presented in Fig. 4.23.
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Figure 4.19: Left half-bridge power output stage transitory waveforms; top: VGN , VGP
and V+ waveforms; bottom: Iyout = IP - IN ;
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Figure 4.20: Left half-bridge power output stage waveforms; top: Vyout and V
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Figure 4.22: Close-up of the power delivered to the load, power dissipated by the power
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4.2. ELECTRICAL SIMULATIONS 77
OpAmp LTC6362 LT1994
half-bridge Left Right (%) Left Right (%)
PMOSon/Ts (%) 24.05 23.94 - 23.96 24.14 -
Nr. Trans./Ts 207 207 - 205 205 -
Avg. Samp.
1.11 1.11 - 1.10 1.11 -
Freq. (MHz)
Avg. dead-time
14.69 14.82 - 14.92 14.94 -
(low-high) (ns)
Avg. dead-time
18.47 18.49 - 18.46 18.32 -
(high-low) (ns)
Avg. delay
114.30 114.41 - 114.41 114.49 -
(low-high) (ns)
Avg. delay
117.99 118.01 - 117.86 118.05 -
(high-low) (ns)
P∆ΣM (mW) 89.776 0.60 470.890 3.06
PLow side GD (mW) 15.301 15.292 0.20 15.068 15.104 0.20
PBias Branch (mW) 169.110 169.110 2.26 168.380 168.370 2.19
PNPN Branch (mW) 24.214 24.203 0.32 23.956 24.027 0.31
PINV Branch (mW) 112.392 112.310 1.50 110.954 111.380 1.45
POutput Branch (mW) 663.230 4.42 666.000 4.33
PDissipated (W) 1.394 9.30 1.774 11.54
PLoad (W) 13.597 90.70 13.596 88.46
PTotal (W) 14.992 100.00 15.370 100.00
Power efficiency (%) 90.70 88.46
Table 4.9: 1.5-bit without dynamic element matching Class D power output stage
electrical analysis summary
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Figure 4.23: Pie-charts of the power consumption analysis for the 1.5-bit Class D audio
amplifier without dynamic element matching
4.2.1.3 Real power output stage with dynamic element matching
By introducing the dynamic element matching, the 0-state that is being fed back to the
modulator will be the 0+ and 0− average, which will eventually lead up to the correct
0-state. This will make the DC voltage of the loop filter’s virtual grounds, depicted in
Fig. 4.26, to be around the common-mode voltage of the ∆ΣM, which will decrease the even
order harmonic distortion and the noise floor. The output stage waveforms are presented in
Fig. 4.24, where a close-up of the bitstream and the Vyout waveform is depicted in Fig. 4.25.
As the delay of the half-bridges is dependent if there is a positive or negative dead-time
distortion, there will be a mismatch when the output stage if performing successively the
0+ and the 0− state, creating small pulses that are being fed back to the modulator. As
these small pulses are also being applied to the load and the power output stage is inside
the feedback loop, the modulator will eventually correct this error.
The FFT of the Class D audio power amplifier using dynamic element matching is
depicted in Fig. 4.27 and the Table 4.10 summarizes the Class D audio power amplifier
performance.
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Figure 4.24: Output waveforms of the Class D audio power amplifier with 1.5-bit
quantization scheme with dynamic element matching; top: bitstream (V+ - V−) and
Vout; bottom: V
+ and V−
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Figure 4.25: Close-up of the output waveforms of the Class D audio power amplifier with
1.5-bit quantization scheme with dynamic element matching; top: bitstream (V+ - V−)
and Vout; bottom: V+ and V−
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Figure 4.26: Loop filter’s virtual ground AC and DC voltages
10
1
10
2
10
3
10
4
10
5
10
6
−160
−140
−120
−100
−80
−60
−40
−20
0
20
Frequency (Hz)
M
a
g
n
it
u
d
e
 (
d
B
)
 
 
LTC6362
LT1994
Figure 4.27: FFT of full Class D audio power amplifier using dynamic element matching,
with LTC6362 and LT1994 as differential opamps
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LTC6362 91.13 -93.16 8.443 -113.83 -94.53 -102.29 -118.11 29.46
LT1994 93.08 -94.37 8.443 -121.60 -94.53 -123.21 -119.00 29.46
Table 4.10: Performance summary of the 1.5-bit Class D audio power amplifier with real
output stage and with dynamic element matching
Power output stage electrical analysis
The Fig. 4.28 shows the transitory waveforms of the left half-bridge power output MOS-
FETs, with Iyout > 0.
The Fig. 4.29 depicts the switching waveforms of the left side half-bridge, the instant
switching frequency, dead-time and delay for one sinusoidal 2 kHz period input. By using
dynamic element matching, both half-bridges are always switching in order to correctly
perform the 0-state. Therefore the output stage is forced to do hard-switching, which
inevitably will pump energy back into the power supply, even though there is a local loop.
The dead-time distortion will even increase the high-to-low delay and decrease the low-
to-high delay. This depends on the Iyout current; if, e.g., the Iyout current is negative,
(case highlighted in Fig. 4.29), this will create a positive dead-time distortion on the left
half-bridge (small rectangular pulses plus VCC on the V
+ voltage) which are inserted by
the PMOS back-gate diode, that will immediately pull-up this node from the low to high
transition at the start of the dead-time, and will only allow the high to low transition at
the end of the dead-time and after the fully discharge of the PMOS back-gate diode.
The instant power delivered to load (PLoad), the power dissipated by the power output
MOSFETs power supply source (PMOSFETS) and the left half-bridge’s gate drivers power
source dissipation (PHigh Side and PLow Side) are depicted in Fig. 4.30. It is possible to
see that the left half-bridge continues to switch in order to perform the 0-state, which will
create the visual distortion in the PMOSFETS graph. This is due to when performing the
0+ state there will be energy being fed back into the power supply, as the Iyout current, that
goes through the inductor, has to be continue. An example is displayed in the highlighted
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close-up of Fig. 4.30 (Fig. 4.31).
The output bitstream is displayed alongside with the PMOSFETS graph. Considering
that, during the +1 state, where the left half-bridge has its high side gate driver activated
and is delivering energy to the load, from there it shifts to the 0+ state, which will force
the power output stage to fed back the current that flows through the inductor into the
power supply source, creating power supply distortion due to the right half-bridge hard-
switching. The Table 4.32 summarizes the power output stage performance when 1.5-bit
quantization scheme with dynamic element matching is used and a pie chart representation
of the consumed power is also presented in Fig. 4.32.
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Figure 4.28: Power output stage transitory waves from one half-bridge; top: VGN , VGP
and V+ waveforms; bottom: IP , IN and Iyout currents
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OpAmp LTC6362 LT1994
half-bridge Left Right (%) Left Right (%)
PMOSon/Ts (%) 48.23 47.98 - 47.62 47.70 -
Nr. Trans./Ts 407 402 - 408 408 -
Avg. Samp.
1.26 1.26 - 1.25 1.26 -
Freq. (MHz)
Avg. dead-time
20.87 20.79 - 20.81 20.80 -
(low-high) (ns)
Avg. dead-time
18.10 18.11 - 18.05 17.97 -
(high-low) (ns)
Avg. delay
108.98 109.17 - 109.10 109.13 -
(low-high) (ns)
Avg. delay
124.81 124.86 - 124.72 124.72 -
(high-low) (ns)
PΣ∆M (mW) 87.596 0.54 468.790 2.84
PLow side GD (mW) 28.432 28.094 0.35 28.354 28.211 0.34
PBias Branch (mW) 337.390 337.640 4.20 334.970 335.050 2.19
PNPN Branch (mW) 47.561 47.043 0.59 47.507 47.331 0.57
PINV Branch (mW) 211.871 209.135 2.62 211.692 210.681 2.55
POutput Branch (W) 1.1725 7.29 1.2461 7.54
PDissipated (W) 2.507 15.59 2.958 17.90
PLoad (W) 13.574 84.81 13.573 82.10
PTotal (W) 16.082 100.00 16.532 100.00
Power efficiency (%) 84.41 82.10
Table 4.11: 1.5-bit with dynamic element matching Class D power output stage electrical
analysis summary
4.2. ELECTRICAL SIMULATIONS 87
0.54G
7.29G
2.62G
0.59G
4.20G
0.35G
84.41G 15.59G
LTC6362 power consumption
ΔΣM OutputoBranch Inv.oBranch NPNoBranch
Bias Branch Low Side GD Load
(a) LTC6362 power comsuption
2.84D
7.54D
2.55D
0.57D
4.05D
0.34D
82.10D 17.90D
LT1994 power consumption
ΔΣM OutputwBranch Inv.wBranch NPNwBranch
Bias Branch Low Side GD Load
(b) LT1994 power comsuption
Figure 4.32: Pie-charts of the power consumption analysis for the 1.5-bit Class D audio
amplifier with dynamic element matching
4.2.2 1-bit 5th Order ∆Σ Modulator @ 1.60 MHz
The 1-bit Class D audio power amplifier will be briefly analysed in order to serve as term
of comparison for the 1.5-bit quantization scheme. Since the ∆ΣM with 1-bit quantization
scheme requires a higher close-loop gain than the 1.5-bit quantization scheme, this will
result in a low output swing of the modulator and therefore lesser power delivered to the
load. In this case, since the system no longer has the 0-state, the problems associated with
the feedback mismatch that appeared in the 1.5-bit quantization scheme are eliminated.
4.2.2.1 Ideal 100-ns delay power output stage
The Fig. 4.33 shows the FFT of the output wave Vout using an ideal 100-ns delay output
stage and the Table 4.12 summarizes its performance.
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Table 4.12: Performance summary of the 1-bit Class D audio power amplifier with
100-ns ideal output stage
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Figure 4.33: FFT of the Class D audio power amplifier using 1-bit quantization scheme
and the ideal, LTC6362 and LT1994 as differential opamps with an ideal 100-ns delay
output stage
4.2.2.2 Real power output stage
The output waveforms are depicted in Fig. 4.34, where it is possible to see the 1-bit
nature of the bitstream due to the V+ and V− node voltage which have opposite signs
of each other. The Fig. 4.35 shows the virtual ground nodes of the loop filter, where,
since the feedback common mode voltage is constant, these DC voltages do not differ from
the common-mode voltage of the ∆ΣM. Fig. 4.36 depicts the FFT of the Class D power
output stage with the real output stage inside the feedback loop and with 1-bit quantization
scheme, using the LTC6362 and the LT1994 opamps. The Table 4.13 summarizes their
performance.
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Table 4.13: AC performance summary of the 1-bit Class D audio power amplifier with
the real power output stage inside the feedback loop
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Figure 4.36: FFT of full Class D audio power amplifier using 1-bit quantization scheme
with LTC6362 and LT1994 as differential opamps
Power output stage electrical analysis
The output waveforms, instant switching frequency, the instant dead-time and the instant
delay are depicted in Fig. 4.37. Fig. 4.38 shows the instant power delivered to the load,
the power dissipated by the MOSFETs power supply source and the left half-bridge’s gate
drivers power supply sources dissipation. A pie-chart of the dissipated power is also shown
in Fig. 4.39.
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Figure 4.37: Left half-bridge output waveforms, instant switching frequency, dead-time
and delay
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OpAmp LTC6362 LT1994
half-bridge Left Right (%) Left Right (%)
PMOSon/Ts (%) 51.73 51.38 - 51.62 51.42 -
Nr. Trans./Ts 409 409 - 410 410 -
Avg. Samp.
1.09 1.09 - 1.09 1.09 -
Freq. (MHz)
Avg. dead-time
29.63 29.37 - 29.44 29.50 -
(low-high) (ns)
Avg. dead-time
15.15 15.03 - 15.01 15.06 -
(high-low) (ns)
Avg. delay
119.30 129.36 - 118.03 119.36 -
(low-high) (ns)
Avg. delay
119.34 129.23 - 129.32 127.92 -
(high-low) (ns)
PΣ∆M (mW) 62.409 0.52 443.850 3.60
PLow side GD (mW) 24.557 24.503 0.41 24.686 26.694 0.40
PBias Branch (mW) 343.910 343.900 5.75 343.850 343.860 5.58
PNPN Branch (mW) 48.115 48.119 0.80 48.315 48.317 0.78
PINV Branch (mW) 241.946 214.971 3.59 216.273 216.160 3.51
POutput Branch (W) 0.937 7.84 0.935 7.59
PDissipated (W) 2.263 18.92 2.645 21.46
PLoad (W) 9.696 81.08 9.683 78.54
PTotal (W) 11.959 100.00 12.328 100.00
Power efficiency (%) 81.08 78.54
Table 4.14: 1-bit quantization scheme Class D power output stage electrical analysis
summary
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Figure 4.39: Pie-chart power consumption analysis for the 1-bit Class D audio amplifier
4.2.3 Summary
The Table 4.15 presents the summary of the Class D audio power amplifier using either
1-bit and 1.5-bit quantization scheme, with and without dynamic element matching. The
results from the ideal opamps with the ideal 100-ns delay power output stage are also
shown for comparison (which are presented as the ideal case).
Concerning the 1.5-bit quantization scheme, the highest power efficiency is achieved
by using the LTC6362 (which has a low power dissipation) without dynamic element
matching. Nonetheless, as the LTC6362 has poorer characteristics than the LT1994, it
presents a lower SNDR with higher THD and even order harmonics, due to the fact that
the virtual grounds of the loop filter are being constantly pushed down. When dynamic
element matching is used the number of transitions per sinusoidal period (Nr. Sw/Ts)
almost double, increasing the power dissipation in the gate drivers and the power output
transistors, which translates in a lower power efficiency. As the DC virtual grounds voltage
of the loop filter now remains virtually constant, when in comparison with the system
without the dynamic element matching, the even order harmonic distortion are reduced,
specially when the LTC6362 is used. Nonetheless, the noise floor remains practically the
same as there is no noise in the simulation.
From this preliminary data, taking into account the power efficiency, the maximum
SNDR, the minimum THD and the harmonic distortion, the dynamic element matching
can be disregarded if the LT1994 differential opamp is used. Another main reason in
order to eliminate the dynamic element matching is that the power efficiency decreases
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significantly (approx. 6 %) regarding the best performance.
The Class D audio amplifier with the 1-bit quantization scheme has a similar perfor-
mance in comparison to the ideal 100 ns delay power output stage. The average switching
per period is also similar to the 1.5-bit quantization with dynamic element matching, as
expected.
Parameter
1.5-bit QS
1-bit QS
Ideal
without DEM with DEM
LTC6362 LT1994 LTC6362 LT1994 Ideal LTC6362 LT1994
Vpp (V) 13.94 14.75 14.75 14.73 14.73 12.07 12.46 12.44
Nr. Sw/Ts - 207 205 407 402 - 409 410
SNDR (dB) 96.23 91.90 94.52 91.13 93.08 79.65 79.70 79.57
THD (dB) -98.88 -92.88 -96.65 -93.16 -94.37 -85.02 -84.63 -84.48
HD2 (dB) -121.94 -95.99 -118.59 -113.83 -121.60 -105.95 -111.16 -108.42
HD3 (dB) -99.22 -96.66 -97.01 -94.53 -94.53 -87.62 -87.86 -88.33
HD4 (dB) -119.97 -106.56 -121.16 -102.29 -123.21 -111.25 -112.98 -107.54
HD5 (dB) -121.72 -117.92 -120.44 -118.11 -119.00 -114.06 -111.27 -111.91
PΣ∆M (mW) - 89.776 470.890 87.596 468.790 - 62.409 443.850
PLS GD (mW) - 30.593 30.172 56.526 56.565 - 49.060 49.380
PHS GD (W) - 0.611 0.607 1.190 1.187 - 1.213 1.216
POut. Bra. (W) - 0.663 0.666 1.172 1.246 - 0.937 0.935
PDissipated (W) - 1.394 1.774 2.507 2.958 - 2.263 2.645
PLoad (W) - 13.597 13.596 13.574 13.573 - 9.696 9.683
PTotal (W) - 14.992 15.370 16.082 16.532 - 11.959 12.328
Eff. (%) - 90.69 88.46 84.41 82.10 - 81.08 78.54
Table 4.15: Electrical simulations performance summary
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Chapter 5
Class D Audio Amplifier
Prototype
This chapter presents the experimental results measured using several Class D audio ampli-
fier prototypes. From the electrical simulation results presented in subsection 4.2, concern-
ing the 1.5-bit quantization scheme, the use of the dynamic element matching technique
can be disregarded as it has a lower power efficiency and it presents no improvements in
the SNDR nor the THD of the Class D audio amplifier.
Two ∆ΣM versions were implemented, one with 1-bit and the other with 1.5-bit
quantization schemes, and both of these versions uses the LT1994 opamp. Although the
LT1994 opamp presents a higher power dissipation than the LTC6362 opamp, during
the experimental prototyping and testing the LTC6362 opamps often kept failing and
malfunctioning without any warning. Due to this reason, the LT1994 opamp proved to
be more robust and it was selected instead of the LTC6362 opamp. The manufacturer,
Linear Technologies, was inquired about the problem with the LTC6362 opamp, but at
the moment of the writing of this thesis the reason for the low reliability of the LTC6362
opamp is still unknown.
The complete schematic, PCB layout and the bill of materials (BoM) in order to build
the prototype are also presented in this chapter.
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5.1 Class D Audio Amplifier Complete Schematic
The complete schematic of the Class D audio power amplifier is presented in Fig. 5.1 and
in Fig. 5.2. The first figure depicts the schematic of the CT 5th order ∆ΣM with the two
different quantizations schemes and the second figure the schematic of the proposed power
output stage.
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Figure 5.1: Schematics the ∆ΣMs with 1-bit and 1.5-bit quantization schemes
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Figure 5.2: Complete power output stage schematic with 20 V power supply
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5.2 Class D Audio Amplifier PCB Layout
Although the Class D ∆ΣM has different optimization values when using either 1.5-bit
or 1-bit quantization schemes, in order to cut down production costs the ∆ΣM PCB
layout should be designed so that it can support both quantization schemes. This can be
accomplished by either soldering or bypassing certain components.
The layout of the ∆ΣM prototype PCB allows the implementation of any CT fully-
differential ∆ΣM up to 7th order either as standalone or as Class D audio amplifier ∆ΣM,
with the use of 1.5-bit or 1-bit quantization schemes. The use of the MSO-8 package with
a standard pinout for the fully-differential opamps allows to test different opamps from
different manufacturers (Linear Technologies, Texas Instrumentals, etc).
Since the Class D power output stage is independent of the used quantization scheme,
it does not require any additional tweaking in order to work with the desired quantization
scheme.
5.2.1 ∆ΣM PCB Layout
The ∆ΣM PCB which uses 1.5-bit quantization scheme is presented in Fig. 5.3(a) (top
layer) and Fig. 5.3(b) (bottom layer). The input is made by a 3-pin header which allows
the first fully-differential opamp to act either as a voltage level-shifter or a single-ended-
to-differential converter, depending on how the input pins are connected. This approach
will allow to easily switch the input between a fully-differential input or a simple audio
source, such as a portable MP3 player.
The feedback from the power output stage is made through 50 Ω cables, which connects
the ∆ΣM and the power output stage through SMA plugs. These can provide good signal
isolation, as they have a tubular conducting shield connected to the ground plane, at only
one end of the cable, in order to prevent ground-loops.
The quantization scheme is defined by either soldering the threshold voltage com-
parator (described in chapter 4.1.1.1), which will make the system behave as an 1.5-bit
quantization scheme, or just by short-circuiting the output of the integrator stage (Vop
and Vom nodes) to the input of the comparator, which will define the system as 1-bit. This
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is done in Fig. 5.4(a) (top layer) and Fig. 5.4(b) (bottom layer) which presents the ∆ΣM
PCB for the 1-bit quantization scheme, where the threshold comparator was bypassed in
order to behave as a simple comparator.
The input buffer, the loop filter and the comparator have a separate power supply
from the FF-D, to prevent switching noise from the digital section of the circuit to reach
the analog section. The ground plane is partially spilt in order to enhance this isolation.
Both power supplies are decoupled by using 100 µF and 10 µF electrolytic capacitors on
the PCB’s power supply connector and 100 nF decoupling ceramic capacitors as close as
possible to power supply pin of each chip, except for the differential opamps which also
have another 100 nF decoupling capacitor at the VOCM pin. The FF-D is driven by an
external clock signal connected through a SMA plug.
The last row of pin headers and jumpers have the purpose to set the ∆ΣM as a
standalone device or to set it as a ∆ΣM for a Class D audio amplifier, where the signal is
send to the power output stage through SMA connectors.
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Figure 5.3: Class D 5th order ∆ΣM PCB with 1.5-bit quantization scheme
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(a) Top layer (b) Bottom layer (ground plane)
Figure 5.4: Class D 5th order ∆ΣM PCB with 1-bit quantization scheme
5.2.2 Power output stage PCB layout
The power output stage PCB, depicted in Fig. 5.5(a) (top layer) and Fig. 5.5(b) (bottom
layer), has the complete H-bridge in a single board, which will minimize stray inductances
due to long paths, preventing ringing transients during the switching operation.
The half-bridges are divided in a low power section, where the dead-time generator
circuitry and the gate drivers are located, and a high power section, where the power output
MOSFETs and the EMI low-pass filter are located. In order to prevent ground loops, the
ground plane is partially split. Each dead-time generator circuitry, gate driver and power
MOSFETS has separate power supplies plugs that are also decoupled. Nonetheless, the
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power MOSFETS of each half-bridge have to share the same power supply.
The dead-time generator circuitry allows the user to manually set the necessary dead-
time in the low side gate driver and in the half-brigde, through the use of eight trimmers.
As a precaution, due to the high currents that flow through the power output stage
PCB, the layout option of placing the ground plane on the top layer was made. This way,
the paths that have high currents and voltages, such as in the high power section of the
PCB, are unreachable to the user.
In order to insert the power output stage inside the feedback loop, it is necessary to
convert the 20 V output signal to the modulator’s VCC , which is 5 V. This can be done
through a voltage divider using two resistors.
5.2. CLASS D AUDIO AMPLIFIER PCB LAYOUT 105
H
ig
hD
po
w
er
L
ow
Dp
ow
er
OutputDEMIDlow-passDfilter
R
bi
as
DR
es
is
to
r
FeedDfowardDSMADconnectors
FeedbackDSMADconnectors
Dead-timeDgenerator
dead-timeDtrimmers
LSDgateDdriver
dead-timeDtrimmers
(a) Top layer (ground plane)
Level-shifter feedback resistors
Power output transistors
with heatsink
L
ow
 s
id
e 
ga
te
 d
ri
ve
r
H
ig
h 
si
de
 
ga
te
 d
ri
ve
r
left side dead-time
generator circuitry 
(b) Bottom layer
Figure 5.5: Power output stage PCB
106 CHAPTER 5. CLASS D AUDIO AMPLIFIER PROTOTYPE
5.2.3 Bill of Materials
The Table 5.1 and the Table 5.2 shows the bill of materials of the Class D ∆ΣM and the
proposed power output stage, for 1k units. The price is shown for 1k orders and it is taken
from the Portuguese Farnell distributor1.
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Table 5.1: Class D ∆ΣM bill of materials for 1k complete units
1Portuguese Farnell distributor website: http://pt.farnell.com/
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Table 5.2: Class D proposed power output stage bill of materials for 1k complete units
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5.3 Experimental Results
This subsection presents the experimental results of both ∆ΣMs, with 1-bit and with 1.5-
bit quantization scheme. Two sets of results are used for comparison, the ∆ΣM without
the power output stage inside the feedback path (just as standalone) and with the power
output stage inside the feedback path (Class D audio amplifier). The waveforms are
exported using a Digital Storage Oscilloscope IDS-8000 series from the ISO-TECH. The
performance of the standalone ∆ΣM is measured with a Digital Analyser and the Class
D audio amplifier performance is measured with an Audio Precision ATS-2.
The exported waveforms from the oscilloscope are presented with a 2 kHz input signal
to maintain consistency with the electrical simulations chapter and the performance of the
amplifier is measured with an 1 kHz input signal, as standard.
5.3.1 Experimental testing workbench
Two experimental workbenches were used. The first, depicted in Fig. 5.6, was used to
serve as preliminary testing and to export the waveforms from the oscilloscope. The use
of several power sources also allowed to calculate the detailed power efficiency of the full
system.
Figure 5.6: Preliminary testing workbench setup
The experimental workbench in Fig. 5.7 allowed to test the performance of the circuits
with the Audio Precision and the digital analyser. An high-end digital clock generator is
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also used.
Figure 5.7: High end testing workbench setup
5.3.2 1.5-bit 5th order ∆Σ Modulator @ 1.60 MHz
The Fig. 5.8 depicts a single-ended input, Vin, as yellow, with 2.80 V peak-to-peak, and
the V+ node voltage, with the power output stage inside the feedback path. By monitoring
this node and the bitstream presented in the Fig. 5.9, it is possible to see that the ∆ΣM is
working correctly, as this output waveforms are identical to the simulated ones, presented
in Fig. 4.13. The output voltage, Vout, depicted in the Fig. 5.10, has 29.4 V peak-to-
peak which translates into 13.5 W power to the load. Due to the 1.5-bit quantization
scheme, only one half-bridge will be delivering power to the load at each half sinusoidal
period, which is why the V+out, as yellow, and V
−
out, as blue, waveforms have the presented
behaviour (refer to Fig. 5.10).
110 CHAPTER 5. CLASS D AUDIO AMPLIFIER PROTOTYPE
Figure 5.8: Single-ended input, Vin, with 2.8 Vpp as yellow and V
+ node, as blue
Figure 5.9: V+ node as blue, V− node as yellow and the bitstream as red
Figure 5.10: Vout voltage (red) with 29.4 V peak-to-peak; V
+
out as yellow and V
−
out as blue
The Fig. 5.11 shows the FFT of the standalone ∆ΣM without the power output stage
inside the feedback path with an input voltage of 0 dBV. It is possible to see that there
is a displacement of the zeros of the loop filter, which will degrade the performance of
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the ∆ΣM. This is mainly due to the fact that there is a mismatch in the feedback, as
the 0-state of the modulator is being performed as the 0−-state in order to optimize the
power efficiency of the power output stage. By inserting the power output stage inside
the feedback path the FFT of the Vout signal can be measured in the Audio Precision,
which is presented in Fig. 5.12 with a sinusoidal input of 0 dBV (full power), -6 dBV (half
power) and -12 dBV (quarter power). Fig. 5.13 shows a comparison of the SNDR versus
the input voltage between the standalone ∆ΣM and the Class D audio amplifier and the
Fig. 5.14 shows the THD+N versus the input frequency of the Class D audio amplifier
considering 1/4 and 1/8 of the full power.
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Figure 5.11: FFT of the standalone 1.5-bit ∆ΣM with an input of 0 dBV
112 CHAPTER 5. CLASS D AUDIO AMPLIFIER PROTOTYPE
-110
+30
-100
-90
-80
-70
-60
-50
-40
-30
-20
-10
+0
+10
+20
d
B
V
20 20k50 100 200 500 1k 2k 5k 10k
Hz
0 dBV
-6 dBV 
-12 dBV
Figure 5.12: Audio Precision exported FFT with an input of 0 dBV (full power), -6 dBV
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Figure 5.13: SNDR versus the input voltage (dBV) of the standalone 1.5-bit ∆ΣM and
the Class D audio power amplifier
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5.3.3 1-bit 5th order ∆Σ Modulator @ 1.60 MHz
The Fig. 5.15 depicts a 2.8 V peak-to-peak single-ended input, as yellow, and a single-ended
1-bit digital representation of this signal, as blue. These waveforms are consisted with the
ones from the electrical simulation which are presented in Fig. 4.34. The fully-differential
bitstream of the input signal is presented in Fig. 5.16 and the Fig. 5.17 depicts the output
voltage of the Class D audio amplifier, which is 24.8 V peak-to-peak and is delivering 9.61
W to the 8-Ohm load. Due to the 1-bit nature of the Class D audio amplifier, the depicted
voltage nodes V+out and V
−
out will behave as two 180
o out of phase representations of the
input signal. The Fig. 5.18 depicts the FFT of the standalone 1-bit ∆ΣM with an input
voltage of 0 dBV, where it is possible to see the correct placement of the loop filter’s zeros.
(see Fig. 4.36 for the corresponding electrical simulation). The FFT of the Class D audio
amplifier can be computed with the Audio Precision and is presented in Fig. 5.19, with
an input voltage of 0 dBV, -6 dBV and -12 dBV. It is possible to see that the Class D
audio amplifier lacks the even order harmonics, as expected in a H-bridge topology, but
nonetheless its noise floor is increased, in comparison with the electrical simulation.
A SNDR versus the input voltage comparison between the standalone ∆ΣM and the
1-bit Class D audio amplifier is presented in Fig. 5.20 and the Audio Precision graph of
the THD+N versus the input frequency for 1/4 and 1/8 of the full power is also depicted
in Fig. 5.21.
Figure 5.15: Single-ended input, Vin, with 2.8 V peak-to-peak as yellow and V
+ node, as
blue
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Figure 5.16: V+ node as blue, V− node as yellow and the bitstream as red
Figure 5.17: Vout voltage (red) with 24.8 V peak-to-peak; V
+
out as yellow and V
−
out as blue
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Figure 5.18: FFT of the standalone 1-bit ∆ΣM with an input of 0 dBV
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Figure 5.19: Audio Precision exported FFT with an input of 0 dBV (full power), -6 dBV
(half power) and -12 dBV (quarter power) input (8192 points) of the 1-bit Class D audio
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Figure 5.20: SNDR versus the input voltage (dBV) of the standalone 1-bit ∆ΣM and the
Class D audio power amplifier
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Figure 5.21: THD+N versus the input frequency of the 1-bit Class D audio amplifier
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5.4 Summary
The Table 5.32 summarizes the experimental results of Class D Audio amplifier with 1-bit
and 1.5-bit quantization scheme.
Parameter
1.5-bit QS 1-bit QS
Simulated w/o OS w/ OS Simulated w/o OS w/ OS
Vpp (V) 29.50 - 29.2 24.88 - 24.8
SNDR (dB) 94.52 71.37 47.52 79.57 77.99 49.34
THD (dB) -96.65 -72.78 -48.08 -84.48 -81.42 -49.65
HD2 (dB) -118.59 -75.60 -75.77 -108.42 -93.31 -86.31
HD3 (dB) -97.01 -90.61 -48.39 -88.33 -87.83 -49.77
HD4 (dB) -121.16 -90.07 -79.56 -107.54 -114.66 -90.36
HD5 (dB) -120.44 -100.49 -62.43 -111.91 -105.80 -73.00
PΣ∆M (mW) 470.89 465 465 443.85 470 470
PLS GD (mW) 30.17 - 50 49.38 - 100
PHS GD (W) 0.60 - 0.80 1.21 - 1.60
Pdead time (mW) n/a - 200 n/a - 200
POut. Bra. (W) 0.66 - 0.68 0.94 - 0.99
PDissipated (W) 1.77 - 2.20 2.65 - 3.36
PLoad (W) 13.59 - 13.32 9.68 - 9.61
PTotal (W) 15.37 - 15.52 12.33 - 12.97
Eff. (%) 88.46 - 85.8 78.54 - 74.1
Table 5.3: Experimental performance summary
Concerning the 1.5-bit quantization scheme and the ∆ΣM as a standalone device, there
is approximately -20 dB of difference in the SNDR between the electrical simulation and the
experimental result. This can be explained due to the fact that the simulated result had no
mismatches in the feedback, while the prototyped standalone ∆ΣM performed the 0-state
as 0−. This mismatch in the feedback will increase the noise floor and create harmonic
distortion because the modulator will try to correct errors that do not exist. By introducing
the power output stage inside the feedback path these mismatches will amplify, and the
2Quantization scheme (QS); without power output stage (w/o OS); with power output stage (w/ OS)
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noise floor will increase (THD increase), degrading the Class D audio amplifier performance
by almost 20 dB in the SNDR. Although this situation was electrically simulated, due to
the simplified spice models and zero noise in the simulations, these problems do not occur.
When the ∆ΣM is used as a standalone device with 1-bit quantization scheme it can
achieve the electrically simulated performance, differing by only 1.6 dB in the SNDR,
because the feedback is being performed correctly and has no mismatches. Inserting the
power output stage inside the feedback path will decrease significantly the performance
of the Class D audio amplifier, due to mainly the excessive switching noise of the power
output stage that cannot be corrected by the modulator.
The THD+N versus the input frequency for both quantization schemes are correlated
with the FFT measured by the Audio Precision (e.g., Fig. 5.19 and Fig. 5.21 for the 1-bit
quantization scheme), as the noise floor of the FFT starts to increase with the increase of
the input frequency. The same thing occurs for the THD+N graph.
The experimental power efficiency for 1.5-bit quantization scheme Class D audio am-
plifier is of 85.8%, presenting a 3% relative error from the simulated result, which does
not take into account the power dissipation made by the dead-time circuitry. For the 1-bit
quantization scheme, the experimental power efficiency is of 74.1%, which has a relative
error of 5.6% from the simulated result.
A pie-chart of the experimental power consumption of the prototyped 1-bit and 1.5-bit
Class D audio power amplifiers are presented in Fig. 5.22.
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Figure 5.22: Pie-chart experimental power consumption analysis 1-bit and 1.5-bit Class
D audio amplifier
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Chapter 6
Conclusions and Future Work
6.1 Conclusions
The objective of the work presented in this thesis was to develop a Class D audio power
amplifier with a simple power output stage while using an optimized CT 5th order ∆ΣM
at 1.60 MHz switching frequency. From this objective two prototypes were developed,
one using 1-bit and another using 1.5-bit quantization scheme. Both shared the proposed
power output stage, which is capable of driving an 8-Ohm load with a 20 V power supply.
In order to implement the prototypes several activities and studies were performed, which
are summarized in the following paragraphs.
In the second chapter, the Class D audio amplifiers are introduced and the major
causes of distortion of the power output stage are described. By placing the power output
stage inside the modulator’s feedback path most of this distortion in attenuated, but a
problem rises when the 1.5-bit quantization scheme is used, which is the mismatch in the
feedback. Dynamic element matching and charge sharing are described in order to correct
this problem, but due to the high voltage supply only the dynamic element matching,
which has the disadvantage of doubling the average number of switching of the power
output stage, is considered.
In the third chapter, the proposed power output stage is presented, which has the
capability of being scaled to any given power supply voltage level. A theoretical analysis
describes the relative power consumption of the proposed high side gate driver in relation
to the power delivered to the load, which sets the performance constrains.
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In the forth chapter, which describes the electrical simulations, a sizing for the power
output stage and the schematic for the CT 5th order ∆ΣM with 1-bit and 1.5-bit with and
without dynamic element matching is provided. The electrical components are selected,
such as the fully-differential opamps, where the LTC6362 and LT1994 opamps stands-out.
The first opamp, which has a poorer performance, also has a lower power dissipation than
the LT1994 opamp. The electrical simulations, summarized in Table 4.15, show that when
the power output stage is inserted in the modulator’s feedback path, the highest power
efficiency is of 90.69% with a SNDR of 91.90 dB when the LTC6362 opamps is used, assum-
ing an 1.5-bit quantization scheme without dynamic element matching. Introducing the
dynamic element matching, no significant increase occurs regarding the SNDR and THD
performance of the Class D audio amplifier, except for a decrease in the power efficiency
of approx. 6% regarding the best power efficiency measure. Using the LT1994 opamp
the power efficiency decreases to 88.46% but the SNDR increases to 94.52 dB, also with
1.5-bit without dynamic element matching. The 1-bit Class D audio amplifier maximum
power efficiency is of 81.08% and the electrical simulation achieves the theoretical SNDR
value of 79.70 dB. Regarding the 1.5-bit electrical simulation results, the dynamic element
matching technique can be disregarded.
The fifth chapter presents the experimental results of the two prototyped Class D
audio power amplifiers, with 1-bit and with 1.5-bit quantization scheme, whose measured
performance is summarized in Table 5.3. Both prototypes were measured using the ∆ΣM
modulator as a standalone device (no power output stage inside the feedback path), which
enable to see the maximum available performance with a digital analyser, and with the
power output stage inside the feedback path, whose experimental results were measured
using the Audio Precision. During this stage, although the LTC6362 opamp provided a
better power efficiency, during the prototyping they started failing and malfunctioning
without any apparent reason. Thus, in order to have a more reliable opamp, the LT1994
opamps were used for the prototyping.
Regarding the 1.5-bit quantization scheme, the ∆ΣM as a standalone device has ap-
proximately -20 dB of difference from the simulated performance. This can be explained
by the fact that the feedback is not being performed correctly; during the 0-state, the
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feedback is providing 0−-state to the modulator, forcing the modulator to correct errors
that do not exist. By introducing the power output stage inside the feedback path, the
SNDR decreases to 47.52 dB. Nonetheless, the power efficiency is of 85.8%, which presents
a relative error of 3% from the electrical simulation.
The prototyped 1-bit ∆ΣM as a standalone device achieved a SNDR of 77.99 dB, -1.58
dB from the simulated result. This can be explained by the fact that the feedback is being
performed correctly. Even tough the ∆ΣM as a standalone device achieved the simulated
performance, when including the power output stage inside the feedback path the SNDR
performance decreases to 49.34 dB. The experimental power efficiency is of 74.1%, minus
5.6% of the simulated power efficiency.
The fact that introducing the power output stage inside the feedback path of the
modulator will decrease the expected SNDR, specially in the 1-bit quantization scheme,
where the simulated performance is achieved while using the ∆ΣM as a standalone device,
can be due to fact that the switching noise of the power output stage is too much for the
modulator to handle. As this is an high frequency feedback, every ringing transient from
the power output stage is being fed back, which will eventually decrease its performance
(note that the feedback of the standalone ∆ΣM is made directly from the FF-D, which
have near zero ringing transients).
6.2 Future Work
Given the light of the work developed throughout this thesis, a new investigation topic
emerged from the obtained results and, more specially, from the encountered problems.
The proposed future work for this thesis concerns the 1.5-bit feedback problem.
As the power output stage is inserted inside the feedback, the signal that is being fed
back is an amplified high-frequency representation of the desired output signal, and every
ringing transient is begin fed back into the modulator along with the desired low-frequency
output signal.
The proposed, as future work, feedback architecture for the Class D audio power
amplifier is presented in Fig. 6.1.
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ΔΣM
Power Output 
Stage
EMI low-pass 
filter
Vin(t)
Vout(t)
+
Feedback network
Feedback network
Figure 6.1: Future work proposed 1.5-bit feedback architecture
Considering the ∆ΣM as a closed block, it is possible to achieve an 1.5-bit quantization
scheme without any mismatch in the ∆ΣM feedback. With the ∆ΣM working correctly,
the power output stage is only used to amplify the digital signal. Taking advantage of
the low-frequency output signal, a low-frequency feedback can be perform which will both
correct the ∆ΣM and the power output stage errors.
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Appendix A
H-Bridge Output EMI Low-pass
Filter Deduction
Fig. A.1 presents the H-bridge output EMI low-pass filter schematic.
Vin
+
L
C
RL
Vin
+
L
C
Vo
+ Vo
-
Figure A.1: H-bridge output EMI low-pass filter
Considering a balanced filter, it is possible to calculate the Thévenin equivalent, pre-
sented in Fig. A.2, as
Vth+ =
1
1 + s2 · L · C
· V +in (A.1)
Vth− =
1
1 + s2 · L · C
· V −in (A.2)
where the equivalent impedance is given by
Zth = sL||
1
sC
=
sL
s2LC + 1
(A.3)
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RL
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-Vo
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Figure A.2: H-bridge output EMI low-pass filter Thévenin equivalent circuit
Applying the Kirchoff’s Current Law (KCL) to the Thévenin equivalent it is possible
to draw the equation that describes the circuit, which is given by
V +o − V −o
RL
=
V +th − V
+
o
Zth
=
V −o − V +th
Zth
(A.4)
Rearranging Eq. A.1, A.2 A.3 and A.4, the H-bridge filter’s transfer function can be
described as
H(s) =
v+o (s)− v−o (s)
v+in(s)− v
−
in(s)
=
1
LC
s2 + s 2RLC +
1
LC
(A.5)
By adding an external CE capacitor, the load can be described as RL’ =
1
sCE
||RL and
the filter’s transfer function, using the Eq. A.5, is
H(s) =
v+o (s)− v−o (s)
v+(s)− v−(s)
=
1
L(C+2CE)
s2 + s 2RL(C+2CE) +
1
L(C+2CE)
(A.6)
Appendix B
Prototype Histogram
This appendix is a histogram of the implemented prototypes during the course of this
thesis. It is divided into two subsections: the first presents the ∆ΣM prototypes histogram
and the second subsection the power output stage histogram.
B.1 ∆ΣM prototypes histogram
The first prototyped ∆ΣM is a single-ended 1.5-bit ∆ΣM-3 at 1.28 MHz switching fre-
quency which uses the LT1819 opamp in the loop filter and is presented in Fig. B.1.
The goal was to prove the concept and to prove that the designed ∆ΣM actually work.
Nonetheless, due to its type of architecture, the noise floor was excessively high and it
could not achieve the theoretical performance. This created the need to design a fully-
differential version of the ∆ΣM, depicted in Fig. B.2, which uses the LTC6362 opamp in
the loop-filter. However, due to a design error, the feedback is not performed correctly. It
shares the same problem as the designed Class D audio amplifier in this thesis, as it per-
forms the 0-state as 0−-state. A corrected version is presented in Fig. B.3, which proved
to achieve the theoretical performance. Proven the design, an 1-bit ∆ΣM-3 using the
LTC6362 was also prototyped, depicted in Fig. B.4, which also achieves the theoretical
performance. Proven the ∆ΣM design, either for 1-bit and 1.5-bit quantization scheme,
the first Class D ∆ΣM was prototyped, which uses the LTC6362 opamps in the loop
filter and has the dynamic element matching implemented (not populated), presented in
Fig. B.5. During the preliminary tests, the use of the dynamic element matching proved
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to increase the delay which would make the ∆ΣM to saturate prematurely.
The Fig. B.6 presents the generic up to 7th order ∆ΣM, which has the capability to
work as a standalone ∆ΣM or as a Class D ∆ΣM, with the power output stage inside the
feedback loop. This prototype is discussed in subsection 5.2.1.
(a) Top layer (b) Bottom layer (ground plane)
Figure B.1: CT single-ended 1.5-bit ∆ΣM-3
(a) Top layer (b) Bottom layer (ground plane)
Figure B.2: CT fully-differential 1.5-bit ∆ΣM-3 @ 1.28 MHz with severe feedback
mismatch prototype
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(a) Top layer (b) Bottom layer (ground plane)
Figure B.3: Unpopulated CT fully-differential 1.5-bit ∆ΣM-3 @ 1.28 MHz prototype
(a) Top layer (b) Bottom layer (ground plane)
Figure B.4: CT fully-differential 1-bit ∆ΣM-3 @ 1.0 MHz prototype
(a) Top layer (b) Bottom layer (ground plane)
Figure B.5: Class D CT fully-differential 1.5-bit ∆ΣM-5 with unpopulated dynamic
element matching prototype
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(a) Top layer (b) Bottom layer (ground plane)
Figure B.6: Generic CT fully-differential ∆ΣM prototype board capable of 1-bit and
1.5-bit quantization scheme and up to 7th order
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B.2 Power output stage prototypes histogram
In order to check design flaws, an half-bridge of the proposed power output stage was
prototyped. The Fig. B.7(a) shows a XLR or SMA to pin converter, with an embedded
level-shifter and the Fig. B.7(b) shows a dead-time module (which can be easily incre-
mented) where the delay-cells are implemented using 74x04 inverters. Two prototyped
high-side and low-side gate drivers versions are depicted in Fig. B.8 and Fig. B.9. The
first version replaces the RBias resistor with a current mirror in an attempt to reduce the
power dissipation. Nonetheless, it increased the delay and the complexity without any sig-
nificant advantage in the dissipated power in comparison to the latter version, which uses
the RBias resistor and uses a non-overlapping time circuitry in the low-side gate driver.
Fig. B.10 presents the prototyped power MOSFET transistor with limiting resistors in the
source of the PMOS and NMOS.
A simple 5-V power output stage was later prototyped for debugging purposes. As it
is only 5-V, it uses two low side gate drivers as H-bridges. The prototyped 20-V power
output stage is depicted in Fig. B.12 and is discussed in subsection 5.2.2.
(a) SMA and XLR input and level-shifter (top) (b) Dead-time module (top)
Figure B.7: (a) SMA and XLR input and level-shifter to pin converter and (b) simple
dead-time module with jumpers to define the required dead-time
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(a) Top layer (ground plane) (b) Bottom layer
Figure B.8: First prototype high-side and low-side gate driver; the RBias is replaced
using a current mirror in an attempt to reduce the dissipated power
(a) Top layer (ground plane) (b) Bottom layer
Figure B.9: Second prototype high-side and low-side gate driver; the RBias is used to
improve speed and the low-side gate driver has an embedded non-overlapping time circuit
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(a) Top layer (ground plane) (b) Bottom layer
Figure B.10: Prototyped power output MOSFET transistor PCB board, with a limiting
resistor in the source of the PMOS and NMOS
(a) Top layer (ground plane) (b) Bottom layer
Figure B.11: Prototyped unpopulated 5-V power output stage
(a) Top layer (ground plane) (b) Bottom layer
Figure B.12: Proposed 20-V power output stage
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